RIVAI Launched China’s First Fully Self-Developed High- Performance RISC-V Server Chip
April 18, 2025 -- Recently, RIVAI officially unveiled its next-generation high-performance processor, Lingyu, in Qianhai, Shenzhen. As China’s first fully self-developed high-performance RISC-V server chip, Lingyu is up to international mainstream standards in computing power, energy efficiency, and interface configuration, making it suitable for scenarios such as high-performance computing (HPC), all-flash storage, and large open-source language models like DeepSeek.
Lingyu processor is built on RIVAI’s independently developed CPU core IP and on-chip network IP, achieving advanced out-of-order execution, high-speed data paths, and a mesh interconnect architecture. Through a co-optimization approach combining hardware-software co-design and process design, the chip introduces innovations across product engineering, EDA toolchain, physical design, and wafer manufacturing processes, significantly improving energy efficiency and reducing total cost of ownership (TCO).
To read the full article, click here
Related Semiconductor IP
- RISC-V Display Connectivity Subsystem (DCS)
- RISC-V IOPMP IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
Related News
- RISC-V Breakthrough: SpacemiT Develops Server CPU Chip V100 for Next-Generation AI Applications
- SoftBank in talks to buy server chip firm Ampere
- Europe Achieves a Key Milestone with the Europe’s First Out-of-Order RISC-V Processor chip, with the eProcessor Project
- S2C, MachineWare, and Andes Introduce RISC-V Co-Emulation Solution to Accelerate Chip Development
Latest News
- Alliance for Open Media Releases AV2 Codec, Advancing Next-Generation Open Video Coding
- VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology
- MIPI A-PHY To Power Industry’s First Four-Company Automotive SerDes Interoperability Demonstration at AutoSens USA