Consortium's Move Will Boost RISC-V Ecosystem, Thankfully
By Steve Leibson, EETimes (June 3, 203)
RISC-V represents an existential threat to Arm, and a new industry consortium plans to increase that threat of extinction by accelerating the development of open-source software for the RISC-V architecture. Members of the consortium this week announced the formation of the RISC-V Software Ecosystem (RISE) Project to do so.
The RISC-V Instruction Set Architecture (ISA) is a microprocessor phenomenon that started as an academic project at the University of California, Berkeley (UC Berkeley) in 2010. Since then, the open-source RISC-V ISA has developed “the big ’mo”—momentum.
Back in the 1990s, Arm processors had the big ’mo, burrowing into the heart of nearly every mobile phone. In the 2000s, they wiped out most of the proprietary microcontroller (MCU) architectures scattered over the embedded landscape.
Today, Arm is increasingly in danger of losing leadership in those arenas, and everywhere else that Arm plays. While Arm retains a long list of licensees today, earned by decades of hard work, the RISE Project could help RISC-V surge in the processor-core ranks even more quickly by bringing some order and adult supervision to the ongoing development of RISC-V open-source software.
To read the full article, click here
Related Semiconductor IP
- Secure Boot Loader
- Memory Subsystem
- 4/8-bit mixed-precision NPU IP
- Compiler-centric single-core LPU
- SMC 2nm 1V8 ESD Power Clamp – Low Leakage
Related News
- Yocto Project Welcomes RISC-V International as New Platinum Member, Expands Global Ecosystem and Leads with Cyber Resilience Act Preparedness
- Quintauris and Andes Technology Partner to Scale RISC-V Ecosystem
- Andes Showcases Expanding RISC-V Ecosystem and Next-Generation “Cuzco” High-Performance CPU at RISC-V Summit North America 2025
- Quintauris and HighTec EDV Systeme Join Forces to Advance RISC-V Ecosystem for Automotive
Latest News
- SEMIFIVE Accelerates Growth with 97% YoY Revenue Surge in H1 2026, Powered by ASIC Turnkey, Mass Production, and IP
- Andes Technology has shut down Condor Computing
- TIER IV joins JST’s Next-Generation Edge AI Semiconductor R&D Program to open-source AI chip designs for autonomous driving
- BrainChip Partners With Orama.AOI For AI-Fueled Defect Detection
- PUFsecurity, subsidiary of eMemory, Advances Hardware-anchored Trust for AI Infrastructure at OCP APAC 2026