Renesas Adopts Cadence Virtuoso Technology for Mixed-Signal and Analog Design at its Global Design Centers
Constraint-Driven Design and Verification Expected to Reduce Turnaround Time by 30%
SAN JOSE, Calif. -- Jan 26, 2010 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic design innovation, today announced that Renesas Technology Corp. has upgraded to the latest version of Cadence® Virtuoso® technology at its global design centers. Renesas anticipates the constraint-driven design and verification capabilities in Virtuoso IC 6.1 will shave up to 30 percent off the turnaround time for its mixed-signal and analog designs while maintaining their high quality standards.
âThrough our extensive evaluation, we now have confidence that Virtuoso IC 6.1 significantly shortens design turnaround time and brings us unparalleled productivity gains in our analog/mixed-signal designs,â said Takao Sato, department manager, SIP & Analog EDA Technology Development Dept. in the Design Technology Div. at Renesas Technology Corp. âWe have used Virtuoso technology for analog and mixed-signal designs for years and expect great results with our deployment of Virtuoso IC 6.1 at our worldwide design sites.â
The constraint-driven methodology enabled by Virtuoso IC 6.1 technology can ease the way for IP reuse, while its constraint-driven verification capability can cut the time needed to ensure design intent is maintained.
Renesas cited the Virtuoso technologyâs advanced automation, including its yield optimization, parasitic-aware design mode and constraint template features as being extremely useful. Renesas engineers are using the constraint template to develop complex constraints for layout automation. The companyâs use of SKILL-based process design kits (PDKs) allows for more complex Pcells and faster design time with high-quality results.
âCadence and Renesas have had a long relationship when it comes to using Virtuoso," said Tom Beckley, corporate vice president at Cadence. âWe are pleased that Renesas has both seen and verified the value of our IC 6.1 offering and are now deploying it successfully throughout their design groups."
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
Related Semiconductor IP
- ONFI/Toggle IP
- 8 - 24MHz Xtal Oscillator on TSMC 22nm
- 32kHz Xtal Oscillator on TSMC 22nm
- 1.056GHz SSCG PLL on TSMC 40nm
- 1.25GHz Multiplying PLL on TSMC 40nm
Related News
- Cadence AI-Powered Virtuoso Studio Supports RF and mmWave Design Reference Flows for TSMC N16RF, N6RF and N4PRF
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
- UMC Foundry Design Kit for New Cadence Virtuoso Platform Speeds Production of 65nm Designs
- Cosmic Circuits Experiences 8X Performance Gains by Adopting Cadence Virtuoso Spectre with Turbo Technology
Latest News
- SiFive Paves the Path to Accelerated Adoption of RISC-V in the Datacenter with the BigSky Development Server
- Perceptia Releases Design Kit for pPLL03 on Samsung Foundry 14LPU Platform
- Brite Semiconductor Releases 28nm High-Performance SAR ADC IP, Driving Upgrades for High-Speed Signal Chain Applications
- Synopsys Updates CXL IP Portfolio for AI-Era Infrastructure
- BrainChip Launches Symphony Community Akida Bundle For IBM’s Workload Management Solution