Start-up claims breakthrough in reconfigurable logic
John Walko, EE Times
(05/28/2009 6:51 AM EDT)
LONDON — A British company focused on dynamically reconfigurable logic technology, Akya (Selby, England), has launched its first device, dubbed the ART2.
Akya says it has taken a fundamentally different approach to previous reconfigurable logic technologies, and has managed to reduce the risk, silicon area and costs involved in the production of flexible ICs.
The privately held start-up has been developing the 'ART' technology since 2005, and says the technology simplifies the design and implementation of reconfigurable chips by separating dataflow circuitry from control logic.
The company says its "ground-breaking" reconfigurable logic technology redefines low-cost, low-power logic design by bringing the benefits of reconfigurability to price-and power-sensitive markets.
(05/28/2009 6:51 AM EDT)
LONDON — A British company focused on dynamically reconfigurable logic technology, Akya (Selby, England), has launched its first device, dubbed the ART2.
Akya says it has taken a fundamentally different approach to previous reconfigurable logic technologies, and has managed to reduce the risk, silicon area and costs involved in the production of flexible ICs.
The privately held start-up has been developing the 'ART' technology since 2005, and says the technology simplifies the design and implementation of reconfigurable chips by separating dataflow circuitry from control logic.
The company says its "ground-breaking" reconfigurable logic technology redefines low-cost, low-power logic design by bringing the benefits of reconfigurability to price-and power-sensitive markets.
To read the full article, click here
Related Semiconductor IP
- Zigbee Transceiver PHY
- Data Flow Architecture IP
- AMBA SPI Controller MRAM Controller
- Ethernet MAC
- Protocol Bridges
Related News
- Aldec's HES UltraScale+ Reconfigurable Accelerator and Northwest Logic's PCI Express Cores Provide Proven PCI Express Solution
- Flex Logix EFLX1K eFPGA Cores Enable Array-Efficient Reconfigurable Logic on 40nm to 180nm Nodes
- Startup revisits reconfigurable computing
- Tool suite supports reconfigurable processor