Real Intent Joins OpenTitan as Tools Partner to Strengthen Open-Source Silicon Sign-Off and Verification
CAMBRIDGE, UK – May 18, 2026 – lowRISC® C.I.C., the open-source silicon engineering organization hosting the OpenTitan® project, is excited to announce that Real Intent, a leading provider of advanced early RTL static sign-off EDA software, has joined the OpenTitan coalition as an official Tools Partner.
OpenTitan is the world’s first transparent, high-quality, open-source silicon Root of Trust (RoT). Building a secure silicon foundation requires impeccable code quality and the elimination of hardware bugs long before the design reaches physical implementation. Real Intent provides the OpenTitan engineering community with access to its industry-leading static sign-off solutions, ensuring the highest standards of structural integrity and security.
Elevating Code Quality with Advanced RTL Sign-Off
Real Intent’s specialized tool suite—including static sign-off solutions for Hardware Security, Linting, Clock Domain Crossing (CDC), and Reset Domain Crossing (RDC)—play a crucial role in the OpenTitan development lifecycle. The integration of Real Intent’s software empowers the open-source engineering team to:
- Fortify Silicon Security: In secure hardware design, clean RTL is the first line of defense. Advanced hardware security static sign-off with Sentry helps eliminate corner-case vulnerabilities that could be exploited by physical attacks.
- Accelerate Early Verification: By utilizing Real Intent’s advanced linting tool Ascent Lint, developers can identify and resolve complex structural issues and coding violations natively at the RTL stage, dramatically reducing debugging time later in the design cycle.
- Ensure Robust Domain Crossings: Secure SoCs like OpenTitan rely on complex clock and reset architectures. Real Intent’s industry-standard Meridian CDC and Meridian RDC verification tools will help prevent metastability and data loss, ensuring the chip operates flawlessly under all conditions.
To learn more about the OpenTitan project, view the open-source repository, or find out how your organization can get involved, visit www.opentitan.org.
About lowRISC
Founded in 2014 at the University of Cambridge, lowRISC is a not-for-profit company that provides a neutral home for collaborative engineering to develop and maintain open-source silicon designs and tools for the long term. The lowRISC not-for-profit structure is designed to host, manage, and govern open-source projects, including OpenTitan, to ensure their long-term health and viability.
About Real Intent
Real Intent provides intent-driven static sign-off EDA software tools to accelerate the shift left in advanced functional verification of digital designs. Its static sign-off product capabilities include RTL linting, clock domain crossing, reset domain crossing; microarchitectural integrity, DFT, hardware security, and connectivity & glitch. Real Intent customers include more than fifty major semiconductor and systems companies. Real Intent is headquartered at 932 Hamlin Court, Sunnyvale, CA. For more information visit www.realintent.com.
Related Semiconductor IP
- Ultra Ethernet MAC & PCS 100G/200G/400G/800G
- Ethernet PCS 100G/200G/400G/800G/1.6T
- Ethernet MAC 100G/200G/400G/800G/1.6T
- Junction Over-Temperature Detector with Linear Centigrade-to-Voltage Output - X-FAB XT018
- Performance P570 Gen 3
Related News
- lowRISC Deploys Real Intent Ascent Lint, Meridian CDC, & Meridian RDC for OpenTitan Project
- Cadence Joins OpenTitan as a Tools Partner to Accelerate Open-Source Silicon Security
- Real Intent describes Verix verification tool
- Real Intent describes Verix verification tool
Latest News
- Veriest Solutions Appoints Eli Dagan as Chief Executive Officer; Moshe Zalcberg Transitions to Chairman
- Real Intent Joins OpenTitan as Tools Partner to Strengthen Open-Source Silicon Sign-Off and Verification
- Tata Electronics and ASML Announce Strategic Partnership to Advance the Semiconductor Manufacturing Ecosystem in India
- SEMIFIVE Reports 137% YoY Revenue Growth in Q1 2026, Accelerating Its Rise as a Key Global Player in AI ASIC
- TetraMem Announces 22nm Multi-Level RRAM Analog In-Memory Computing SoC Milestone