Quality, easy integration are on IP 'must have' list
Ron Wilson, EE Times
(12/12/2005 9:00 AM EST)
Increasing cost and complexity in semiconductor intellectual property has forced system-on-chip (SoC) manufacturers to examine the make-vs.-buy trade-off with renewed interest. However, while those trends have mitigated some of the risks associated with new IP development, new challenges have crept up. The challenge going forward is one of IP selection by teams with partial or nonexistent expertise in the IP cores being considered.
Some of the key areas where we see IP selection trends evolving over the next two to three years are in IP quality evaluation, ease of IP integration, performance validation, signaling of vendor maturity and the ability to easily reconfigure IP. Our predictions for the future in these areas are presented below.
(12/12/2005 9:00 AM EST)
Increasing cost and complexity in semiconductor intellectual property has forced system-on-chip (SoC) manufacturers to examine the make-vs.-buy trade-off with renewed interest. However, while those trends have mitigated some of the risks associated with new IP development, new challenges have crept up. The challenge going forward is one of IP selection by teams with partial or nonexistent expertise in the IP cores being considered.
Some of the key areas where we see IP selection trends evolving over the next two to three years are in IP quality evaluation, ease of IP integration, performance validation, signaling of vendor maturity and the ability to easily reconfigure IP. Our predictions for the future in these areas are presented below.
To read the full article, click here
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related News
- CAST Introduces PDM-to-PCM IP Core for Easy Interfacing of Digital Microphones with SoCs
- EXTOLL announces Availability of Industry's first 16G UCIe PHY IP in GlobalFoundries 22FDX/22FDX+ Ready for Customer Integration
- SkyeChip's World-First HBM4/HBM3E Combo PHY IP for SF4X Listed on Samsung Foundry CONNECT
- MIPS Technologies Partners with Synopsys to Provide DesignWare Users Easy Access to MIPS-Based[tm] SoC Design Environment
Latest News
- GF unveils roadmap to deliver the world’s most advanced FD-SOI platform for Physical AI
- GlobalFoundries marks Dresden expansion milestone, announces next-generation platform for Physical AI
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools