Programmable processors: Make them for all, or one?
By Jeff Bier, Courtesy of EE Times
Mar 12 2007 (9:00 AM)
These days, there are so many startups developing programmable processors that it feels like we're back in the bubble years, when anyone with a remotely viable processor design could secure venture funding.
A pivotal question for the current crop of startups is whether to offer their processors as flexible, general-purpose chips or as highly specialized, application-specific solutions. Should their product be a jack-of-all-trades or a master of one?
If the processor is complex or the programming tools iffy, vendors may be more successful if they offer a full application-specific solution--one that comes complete with robust application software and hardware reference designs. This way, their customers can enjoy the power of the new device without having to learn all the nitty-gritty details of the architecture and tools. But this approach requires deep application expertise and system design skills--and many processor companies don't have these kinds of resources. A narrow market focus can also be risky: There are fewer potential customers, and hence fewer shots at success.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- Xilinx Tapes-Out First 20nm All Programmable Device with First UltraScale ASIC-class Programmable Architecture
- Xilinx's Zynq-7000 All Programmable SoCs Enable Mobilicom's Advanced Peer-to-Peer Software-Defined Radios
- Xilinx and its Ecosystem Expand All Programmable Abstractions to Empower More Designers and Accelerate Productivity up to 15X
- Xilinx and TSMC Reach Volume Production on all 28nm CoWoS-based All Programmable 3D IC Families
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers