Paxonet Introduces Industry’s Most Complete 10 Gigabit Transport IP Core Kit
Advances Ease of Design and Flexible Solutions with Proven Core El™ Technology
SUPERCOMM, ATLANTA, GA — June 4, 2002 — Targeting SONET, SDH, OTN, ATM, and Ethernet applications, Paxonet Communications announces the industry’s most comprehensive set of 10G Intellectual Property (IP) cores. With the addition of the 10 Gigabit Transport IP Kit, Paxonet’s CoreEl™ IP Core line takes the lead by completely encompassing the 10 Gigabit space. Designers can now use proven CoreEl™ technology to design flexible 10G solutions based on both FPGA and ASIC technology, speeding their products to production.
Paxonet’s CoreEl IP core line covers a full range of protocols and line rates, providing the industry’s most complete set of IP Cores available today. CoreEl IP cores, including those in the 10G Transport Kit, can interconnect without effort, composing a full set of interoperable building blocks. This enables the construction of tailored solutions allowing customers to focus on what makes their design unique.
Paxonet, combines its expertise from its interoperable CoreEl™ IP Cores and MetroConnect™ IC solutions, to enable Ethernet, SONET, SDH, ATM and OTN equipment designers to offer highly differentiated, low cost-based solutions, accelerating the development of their product lines.
The 10 Gigabit Transport Kit additionally interoperates with Paxonet’s MetroConnect Decathlon, a 10G UNI-PHY, announced last month at the OFC conference. The Kit’s ease of implementation is a result of design methodology that allows effortless implementation on the industry’s most popular FPGAs, foundries and processes.
“Paxonet’s 10G Transport Kit allows equipment designers to release OC-192, STM-64, and 10-Gigabit Ethernet products to the market more rapidly and at a lower cost,” said Alan Armstrong, Program Director, Optical Transport Semiconductors Global, RHK.
The complete set of building blocks for 10G transport includes applications in routers, aggregators, multiservice platforms, repeater/regenerators, optical modules, and test solutions. The Kit enables system vendors to integrate CoreEl’s standardized blocks into ASICs, allowing equipment designers to focus on their unique portion of the ASIC. In addition, the Kit facilitates test equipment vendors in building the extremely flexible test solutions required for their equipment; solutions not available among standardized ICs.
Related Semiconductor IP
- AXI to UCIe FDI Interface IP
- 45SPCLO UCIe-Class 1-32Gbps Low Power Receiver IP (NRZ)
- 45SPCLO UCIe-Class 1-32Gbps Low Power Transmitter IP (NRZ)
- Peripheral Sensor Interface (PSI5) Host Controller
- Link Acceleration Unit
Related News
- Xilinx and Paxonet Communications announce industry's first programmable G.709-based Optical Transport Network (OTN) solutions
- Xilinx and Paxonet Communications Announce Industry's Most Complete Platform FPGA-Based LAN/WAN 10 Gigabit Ethernet Solution
- Milk-V Launches Milk-V Vega, the World's First RISC-V Open Source 10 Gigabit Ethernet Switch
- The CAN XL Controller IP Core with a complete safety package is now available for immediate licensing to high-end automotive and consumer applications
Latest News
- onsemi to Acquire Synaptics to Enable the Next Generation of Intelligent Systems for Physical AI
- EdgeAI Licensed Andes Technology CPU IP to Power Next-Generation Edge AI Neuromorphic Solution
- Jim Keller: ‘AI Still Obeys the Old Laws of Compute’
- OpenAI and Broadcom unveil LLM-optimized inference chip
- RAAAM Selects Avnet ASIC as its VCA Partner for TSMC’s 2nm GCRAM Development and Qualification