Open Source Reaches Processor Core
Richard Quinnell, EDN
January 06, 2017
Whether for budgetary, philosophical, or other reasons, an increasing number of embedded systems are being designed using open source elements. For the most part, these elements are software based, although there are some open source board designs in use as well. Now, the microcontroller that empowers a PCB design is available as an open source design.
A little over a month ago, startup SiFive announced a milestone product in the development of the RISC-V (pronounced risk-five) open source microprocessor instruction set architecture (ISA). Originally developed for research and education, the architecture began moving toward industry implementation with the creation of the RISC-V Foundation in 2015. SiFive advanced that movement by developing a microcontroller design implementing the RISC-V ISA. The company has now proven that design in silicon and donated the RTL code for the design to the open source community.
To read the full article, click here
Related Semiconductor IP
- RISC-V Display Connectivity Subsystem (DCS)
- RISC-V IOPMP IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
Related News
- Bluespec Unveils Groundbreaking "RISC-V Factory" - Empowering Open Source Hardware Developers to Build Faster and More Efficiently
- Bluespec, Inc. to Open Source Its Proven BSV High-level HDL Tools
- The BSC coordinates the manufacture of the first open source chip developed in Spain
- Synopsys Announces First Application Security Testing Solution to Analyze Both Open Source and Proprietary Code on the Developer's Desktop
Latest News
- Alliance for Open Media Releases AV2 Codec, Advancing Next-Generation Open Video Coding
- VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology
- MIPI A-PHY To Power Industry’s First Four-Company Automotive SerDes Interoperability Demonstration at AutoSens USA