NVMEngines to Exhibit and Present at IP SOC 2018; Company to Be Renamed Numem
SUNNYVALE, Calif. -- April 4, 2018 -- NVMEngines, renamed Numem, will be exhibiting at IP SOC, on April 5, 2018 at the Hyatt Regency in Santa Clara. IP SOC is the premier worldwide conference for Silicon Intellectual Property providers and IP integrators.
Numem will present a paper titled "More than just eFlash, a Roadmap of how MRAM will change SOC Architectures." The paper covers how MRAM fits into current and future SOC architectures.
Numem's MRAM products will continue to evolve over time, bringing strong performance/power/cost advantages over eFlash, and better standby power/cost/density over selected embedded SRAM. Numem's secure Storage Solutions and Software Tools provide significant benefits to SOCs in multiple applications including: IoT, Wearables, AI/Neuromorphic engines, Security/Cameras, Autonomous Vehicles and Data Centers.
Numem will be exhibiting from 9:00 a.m. to 5:00 p.m. and the presentation will take place at 5 p.m.
WHERE:
Hyatt Regency, Santa Clara
5101 Great America Parkway, Santa Clara, USA
About Numem
Numem (formerly NVMEngines) is a leading provider of advanced memory products based on MRAM/ReRAM. Numem leverages its 45+ years-experience in MRAM/ReRAM Memory and Software Tools. Numem's patented technology provides best in class power, area, performance and product robustness, enabling secure, low power storage with complete solutions from Silicon to Software. Learn more at www.numem.com.
Related Semiconductor IP
- Secure Boot Loader
- Memory Subsystem
- 4/8-bit mixed-precision NPU IP
- Compiler-centric single-core LPU
- SMC 2nm 1V8 ESD Power Clamp – Low Leakage
Related News
- Numem exhibits at the Flash Memory Summit
- Numem exhibits and presents at MRAM Developer Day
- Numem to Present at IEDM 2018's MRAM Global Innovation Forum
- Numem Inc. Exhibits at IP-SoC Santa Clara 2019
Latest News
- SEMIFIVE Accelerates Growth with 97% YoY Revenue Surge in H1 2026, Powered by ASIC Turnkey, Mass Production, and IP
- Andes Technology has shut down Condor Computing
- TIER IV joins JST’s Next-Generation Edge AI Semiconductor R&D Program to open-source AI chip designs for autonomous driving
- BrainChip Partners With Orama.AOI For AI-Fueled Defect Detection
- PUFsecurity, subsidiary of eMemory, Advances Hardware-anchored Trust for AI Infrastructure at OCP APAC 2026