NVMe Aims For Annual Spec Updates
By Gary Hilson, EETimes | September 19, 2025

New features and engineering change notices (ECNs) recently announced by NVM Express, Inc. encompass 11 NVMe specifications, including the base specification. In a briefing with EE Times, Mike Allison, chair of the NVMe Errata Task Group, said the updates are based on input from the organization’s membership, which has exceeded 1,000 participants.
He said that since the last update, eight proposals have been ratified, with eight ECNs clarifying specifications based on member input. Still, ultimately, only a few specifications were changed as a result of the technical proposals.
On the security front, there’s now the ability to do cryptographic erase sanitization on individual namespaces rather than having to impact the entire NVM subsystem. “You can go into an individual namespace and say sanitize,” Allison said.
A configurable device personality feature also enhances security, he said. It enables a host to securely modify the NVM subsystem configuration, which makes it easier for device providers to manage inventory, especially for vendors who don’t have as many SKUs. “It’s a way to limit the number of SKUs by vendors and help the whole manufacturing chain.”
To read the full article, click here
Related Semiconductor IP
- NVMe Streamer
- EXFAT IP Soft Core for NVMe
- FAT32 IP Soft Core for NVMe
- ARTIX Ultra Scale Plus NVME HOST IP – Gen4
- Kintex Ultra Scale Plus NVMe Host IP
Related News
- Avery Design Systems Announces NVMe 1.3 and NVMe-MI Verification IP Updates
- NVMe Updates Expand Discoverability, Security
- VESA Updates Adaptive-Sync Display Standard with Tighter Specifications
- NVM Express Publishes Set of NVMe Specifications, Enabling New Capabilities for AI, Cloud, Enterprise, and Client Storage
Latest News
- Arteris Technology Licensed by SiEngine for Next – Generation Automotive SoCs
- Innatera and Akeana collaborate to advance energy-efficient RISC-V compute for edge AI
- SOC-E and SafeCore Devices to unveil a new TSN End Point IP Core: AeroTSN-EP
- RISC-V Market Leadership Helped Andes Technology Drive Cumulative Shipments of AndesCore-Powered™ SoCs Beyond the 20 Billion Mark
- BrainChip Unveils Communication Reference Platform, Fueling Signal Intelligence at the Edge