Neuromorphic Device with Low Power Consumption
By Maurizio Di Paolo Emilio, EETimes (August 1, 2022)
Compact, low–latency, and low–power computer systems are required for real–world sensory–processing applications. Hybrid memristive CMOS neuromorphic architectures, with their in–memory event–driven computing capabilities, present an appropriate hardware substrate for such tasks.
To demonstrate the full potential of such systems and drawing inspiration from the barn owl’s neuroanatomy, CEA–Leti has developed an event–driven, object–localization system that couples state–of–the–art piezoelectric, ultrasound transducer sensors with a neuromorphic computational map based on resistive random–access memory (RRAM).
CEA–Leti built and tested this object tracking system with the help of researchers from CEA–List, the University of Zurich, the University of Tours, and the University of Udine.
The researchers conducted measurements findings from a system built out of RRAM–based coincidence detectors, delay–line circuits, and a fully customized ultrasonic sensor. This experimental data has been used to calibrate the system–level models. These simulations have then been used to determine the object localization model’s angular resolution and energy efficiency. Presented in a paper published recently in Nature Communications, the research team describes the development of an auditory–processing system that increases energy efficiency by up to five orders of magnitude compared with conventional localization systems based on microcontrollers.
To read the full article, click here
Related Semiconductor IP
- AXI to UCIe FDI Interface IP
- 45SPCLO UCIe-Class 1-32Gbps Low Power Receiver IP (NRZ)
- 45SPCLO UCIe-Class 1-32Gbps Low Power Transmitter IP (NRZ)
- Peripheral Sensor Interface (PSI5) Host Controller
- Link Acceleration Unit
Related News
- Lattice Expands Low Power, Small FPGA Portfolio with High I/O Density and Secure Device Options
- Hexagon Semi’s HX77 AR Display Processor Achieves Ultra-Low Power Consumption with VeriSilicon’s Nano IP Portfolio
- Joya Design Takes Neuromorphic Chip from Design to Device with First Innatera-Powered Consumer Audio Product at AWE China
- Gowin Semiconductor Takes Leadership Position in Always-on Low Power FPGAs with GW1NZ-ZV Device Production
Latest News
- onsemi to Acquire Synaptics to Enable the Next Generation of Intelligent Systems for Physical AI
- EdgeAI Licensed Andes Technology CPU IP to Power Next-Generation Edge AI Neuromorphic Solution
- Jim Keller: ‘AI Still Obeys the Old Laws of Compute’
- OpenAI and Broadcom unveil LLM-optimized inference chip
- RAAAM Selects Avnet ASIC as its VCA Partner for TSMC’s 2nm GCRAM Development and Qualification