Multi-Processor SoCs: Where are the Tools?
By Ann Steffora Mutschler -- Electronic News, 8/25/2006
Electronic News sat down with Simon Davidmann, president and CEO of Imperas Inc.; Chris Rowen, founder, president and CEO of Tensilica Inc.; Ian Mackintosh, president of the OCP/IP Association; Jeff Jussel, VP marketing and Americas general manager at Celoxica Ltd.; and Tom Grebinski, founder and chairman of Oasis Tooling to talk about multi-processor system-on-chips, including how good current tools are for creating them, as well as what the industry needs to move forward. What follows are excerpts of the discussion.
Electronic News sat down with Simon Davidmann, president and CEO of Imperas Inc.; Chris Rowen, founder, president and CEO of Tensilica Inc.; Ian Mackintosh, president of the OCP/IP Association; Jeff Jussel, VP marketing and Americas general manager at Celoxica Ltd.; and Tom Grebinski, founder and chairman of Oasis Tooling to talk about multi-processor system-on-chips, including how good current tools are for creating them, as well as what the industry needs to move forward. What follows are excerpts of the discussion.
Related Semiconductor IP
- Ultra-low jitter, low-power ring-oscillator-based PLL-3GHz-4GHz
- Image Warping IP
- Image Warping IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
Related News
- EDA Tools for Analog: Where Do I Go From Here?
- Renesas Unveils Processor Roadmap for Next-Gen Automotive SoCs and MCUs
- Synopsys Acquires RISC-V Processor Simulation Tools Firm
- MosChip® selects Cadence tools for the design of HPC Processor “AUM” for C-DAC
Latest News
- ASYGN Revolutionizes Ultra-Low-Power Embedded AI with Its ColibryNPU Microcontroller
- Tampere University Joins OpenTitan Coalition to Advance RISC-V SoC Security and Open-Source Silicon Research
- Kandou AI to Open India Chip Design Headquarters in Hyderabad
- CAST Expands Functional Safety IP Line with ASIL B Ready SENT/SAE J2716 Receiver Core
- SkyeChip Advances Custom Interface IP Engagement with Cerebras for Wafer-Scale AI Platforms