Moore's Law Ending? No Problem
By Rob Aitken, Arm
EETimes (March 27, 2019)
An Arm fellow describes, "how I learned to stop worrying and love the end of Moore's Law."
At CES in January 2019, Nvidia’s chief executive, Jensen Huang, said what most of us in the tech business had already considered and accepted: Moore’s Law, which predicts regular increases in the computing power of silicon chips, is dead.
Today, the smallest commercially produced chips have feature sizes that are a minuscule 7 nm. As transistors get closer to atomic scale, it’s getting harder to shrink them further. Many believe that today’s most advanced transistor design, the FinFET, can’t get below 5 nm without a major rethink—and that even 5 nm may be prohibitively expensive. That means, in turn, that it’s harder to double the density of transistors on a silicon chip every 24 months, as Moore’s Law predicts.
The death of Moore’s Law has major implications, as a slowdown in performance improvements could hit some computing applications hard. Horst Simon, Deputy Director of the Lawrence Berkeley National Laboratory, helps rank the 500 most powerful supercomputers in the world twice a year. He notes that while year-over-year increases remain significant—annual performance growth hovers at around 1.6x per year—there has been a marked reduction from the 1990’s and early 2000’s when annual improvements regularly exceeded 2x.
To read the full article, click here
Related Semiconductor IP
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
Related News
- SMIC Settles All Pending Lawsuits with TSMC: Anticipates No Disruption to Customers
- Moore Microprocessor Portfolio (MMP) Inventor Files Lawsuit against TPL Group
- Moore's Law could enter the fourth dimension--via the third
- Moore's Law threatened by lithography woes
Latest News
- Vayavya Labs and Tenstorrent Partner to Accelerate RISC-V Hardware and Software Development Through Virtual Platform Modeling
- RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B
- Aion Silicon Named Design Solution Associate in New Rapidus CORE Ecosystem for 2nm Semiconductors
- Arteris Wins Funding to Expand Hardware Design Supply Chain Security Assurance for the Trusted and Assured Microelectronics Program
- UMC Reports Sales for September 2026