Metrics Partners with Avery to Expand Cloud Verification with Robust VIP Portfolio
Pay-by-Minute SaaS Solution Dramatically Enhances Verification Productivity
OTTAWA, Ontario and TEWKSBURY, MA --February 26, 2018 -- Metrics Technologies and Avery Design Systems today announced the results of their collaboration to enable Avery’s Verification IP to run on Metrics Cloud Simulator & Verification Manager. The combined pay-by-minute SaaS Solution dramatically improves both resource utilization and engineering productivity.
The Metrics cloud solution has unlimited capacity and rapid elasticity to scale with variable demand. The simulation resources are dynamically automatically adjusted up or down every minute -- without having to purchase additional hardware, licenses, or manage disk space.
The Avery native SystemVerilog/UVM VIP family covers prominent protocols such as PCIe, DDR5, NVMe, CSI, DSI, DP, I3C, and automotive networking. The Avery VIP runs on the Metrics Cloud Simulator and Verification Manager, using the same pay-by-minute pricing model.
“Verification IP is a key element of Metrics’ complete cloud verification environment,” said Doug Letcher, President & CEO, Metrics. “Avery’s combination of a broad VIP portfolio, robust agent models with extensive protocol checking, and fully compliant test suite to verify IPs and SoCs, make them the ideal VIP partner.”
“Avery has developed compliant test suites with hundreds of test cases for all our Verification IP. We’ve run complete regressions on the Metrics Cloud Simulator with our top VIP, and Metrics’ performance, results accuracy, and simulation quality has been top notch,” said Chris Browy, Vice President of Sales & Marketing, Avery Design. “It is a high achievement for Metrics to have delivered a complete SystemVerilog/UVM compliant simulator that is able to run commercial designs and VIP.”
About Metrics
Metrics is the first provider of cloud-based simulation and verification management solutions, offering electronic systems and semiconductor companies instantly-adjustable access and pay-by-minute SaaS pricing, with unlimited capacity during peak demand. Metrics offers a secure robust verification environment – all from a 100% cloud-based platform utilizing Google Cloud and accessible via major web browsers. Metrics’ API enables semiconductor teams and software vendors to integrate custom software elements into their cloud verification environment. The headquarters is at 100 Gloucester Street Ottawa, Ontario K2P 0A4. For more information please visit www.metrics.ca.
About Avery
Founded in 1999, Avery Design Systems, Inc. enables system and SOC design teams to achieve dramatic functional verification productivity improvements through the use of formal analysis applications for gate-level X-pessimism verification and real X root cause and sequential backtracing; and robust core-through-chip-level Verification IP for PCI Express, CCIX, Gen-Z, USB, AMBA, UFS, MIPI CSI/DSI, I3C, DDR/LPDDR, HBM, ONFI/Toggle, NVM Express, SATA, AHCI, SAS, eMMC, SD/SDIO, CAN FD, and FlexRay standards. The company has established numerous Avery Design VIP partner program affiliations with leading IP suppliers. More information about the company may be found at www.avery-design.com.
Related Semiconductor IP
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
Related News
- Siemens expands industry-leading integrated circuit verification portfolio with acquisition of Avery Design Systems
- Cadence Delivers 13 New VIP and Expands System VIP Portfolio to Accelerate Automotive, Hyperscale Data Center and Mobile SoC Verification
- Avery Design Systems Revs PCIe and eMMC VIP and Introduces VIPs for HMC, LRDIMM, Soundwire, UHS-II, and CAN FD
- Avery Design Systems Unveils DDR4 3DS LRDIMM VIP Solution
Latest News
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools
- Vayavya Labs and Tenstorrent Partner to Accelerate RISC-V Hardware and Software Development Through Virtual Platform Modeling
- RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B