MaxLock Introduces "Shareware" Concept to Hardware IP Developers Can Now Try a PCI VHDL Core Before Buying It
MaxLock Introduces "Shareware" Concept to Hardware IP Developers Can Now Try a PCI VHDL Core Before Buying It
San Jose, CA, December 4, 2000 - The "shareware" distribution method, where users can try a program before buying it, has long been used to promote software. MaxLock, Inc. has now introduced this concept to hardware Intellectual Property (IP) by allowing developers to download and try its PCI EuCore family before committing to buying it.
The downloadable PCI EuCore is not a "watered down" version but includes all features including PCI 2.2 compliance, master and target versions, support for all 6 Base Address Registers, interrupt support, simulation models and PCB layout. In addition, synthesizable VHDL source code is included which makes it easy to eliminate unused features or add special capabilities. A prototyping board and design services are also available at additional charge. These features put it at the top of its class with similar products by Xilinx, Arasan or Eureka Tech.
"Our PCI EuCore is designed to be a world-class product," says Max Dunn, President of MaxLock. "By letting developers try it first, they will be able to see for themselves how it beats competing products."
The PCI EuCore can be downloaded at no charge from www.maxlock.com. The license fee for the master/target is $9500 and for the target only is $5500. The prototype board is available for $500.
ABOUT THE COMPANY
MaxLock, Inc. has been developing hardware and software applications since 1988. Its family of high-performance and reliable low-cost core architectures is suitable for a wide range of applications. All EuCore products are highly modular and designed for customers developing their own products. MaxLock also offers a wide range of custom design services.
Related Semiconductor IP
- MIL-STD-1553 Controller IP
- UFS 5.x Device IP
- UCIe 3.x Controller IP
- Ethernet 800G PCS IP
- CHI to UCIe Bridge IP
Related News
- Arasan acheives the Industry's First ASIL-D Certification for its CAN XL IP Core
- TES offers CAN Flexible Data-Rate Controller IP Core for System-on-Chip (SoC) Designs
- CAST Introduces 400 Gbps UDP/IP Hardware Stack IP Core for High-Performance ASIC Designs
- How bad is IP theft in China? And what can you do about it?
Latest News
- StarFive and LECARC Forge Partnership to Co-Develop RISC-V Server CPUs and Seize New Opportunities in the Agentic AI Era
- ASICLAND Selected as SK hynix’s Partner for Next-Gen eSSD Development, Establishing a ‘K-Semiconductor Win-Win’ Model
- onsemi to Acquire Synaptics to Enable the Next Generation of Intelligent Systems for Physical AI
- EdgeAI Licensed Andes Technology CPU IP to Power Next-Generation Edge AI Neuromorphic Solution
- Jim Keller: ‘AI Still Obeys the Old Laws of Compute’