MaxLock Introduces "Shareware" Concept to Hardware IP Developers Can Now Try a PCI VHDL Core Before Buying It
MaxLock Introduces "Shareware" Concept to Hardware IP Developers Can Now Try a PCI VHDL Core Before Buying It
San Jose, CA, December 4, 2000 - The "shareware" distribution method, where users can try a program before buying it, has long been used to promote software. MaxLock, Inc. has now introduced this concept to hardware Intellectual Property (IP) by allowing developers to download and try its PCI EuCore family before committing to buying it.
The downloadable PCI EuCore is not a "watered down" version but includes all features including PCI 2.2 compliance, master and target versions, support for all 6 Base Address Registers, interrupt support, simulation models and PCB layout. In addition, synthesizable VHDL source code is included which makes it easy to eliminate unused features or add special capabilities. A prototyping board and design services are also available at additional charge. These features put it at the top of its class with similar products by Xilinx, Arasan or Eureka Tech.
"Our PCI EuCore is designed to be a world-class product," says Max Dunn, President of MaxLock. "By letting developers try it first, they will be able to see for themselves how it beats competing products."
The PCI EuCore can be downloaded at no charge from www.maxlock.com. The license fee for the master/target is $9500 and for the target only is $5500. The prototype board is available for $500.
ABOUT THE COMPANY
MaxLock, Inc. has been developing hardware and software applications since 1988. Its family of high-performance and reliable low-cost core architectures is suitable for a wide range of applications. All EuCore products are highly modular and designed for customers developing their own products. MaxLock also offers a wide range of custom design services.
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- Arasan acheives the Industry's First ASIL-D Certification for its CAN XL IP Core
- CAST Introduces 400 Gbps UDP/IP Hardware Stack IP Core for High-Performance ASIC Designs
- CAST Licenses TCP/IP Hardware Stack Core for Keysight FieldFox Handheld Spectrum Analyzers
- How bad is IP theft in China? And what can you do about it?
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers