Lattice Announces Updated, More Accessible CPLD Design Tools
HILLSBORO, OR - AUGUST 3, 2009
- Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced the immediate availability of Version 1.3 of its ispLEVER® Classic design tool suite. Version 1.3 includes updated support for Lattice CPLDs (Complex Programmable Logic Devices), including the widely popular ispMACH® 4000 device family. Designers can quickly download, for free, ispLEVER Classic for Windows, as well as optional Synopsys Synplify logic synthesis and Aldec Active-HDL simulator modules from: www.latticesemi.com/products/designsoftware/isplever/ispleverclassic. The ispLEVER Classic software download has been segmented into modules to make download and installation faster and more convenient.
The ispLEVER Classic 1.3 software also includes updated ordering part number designations for GAL® 22V10 lead free QFNS package devices. To further support designers who maintain mature systems with discontinued Lattice devices, ispLEVER Classic1.3 software now includes the "Obsolete Pack," which enables additional device support within the design tools. To enable the pack, users simply check the "Show Obsolete Devices" option within the new Project Wizard feature of the Project Navigator application.
About the ispLEVER Classic Design Tool Suite
ispLEVER Classic is the design environment for Lattice CPLDs and mature programmable products. It can be used to take a Lattice device design completely through the design process, from concept to device JEDEC or bitstream programming file output. The ispLEVER Classic for Windows tool suite is a free download from the Lattice website at www.latticesemi.com/products/designsoftware/isplever/ispleverclassic. The ispLEVER Classic software is also distributed with the ispLEVER/Pro tool suite, which is provided on both CD-ROM and DVD.
Third Party Tool Support
In addition to the tool support for Lattice devices provided by the downloadable versions of Synopsys Synplify for Lattice and Active-HDL Lattice Web Edition, Lattice devices are also supported by the full versions of Synopsys Synplify and Aldec Active-HDL.
Pricing and Availability
The ispLEVER Classic 1.3 tool suite for Windows users is available immediately for free.
About Lattice Semiconductor
Lattice is the source for innovative FPGA, PLD, programmable Power Management and Clock Management solutions. For more information, visit www.latticesemi.com
Related Semiconductor IP
- ONFI/Toggle IP
- 8 - 24MHz Xtal Oscillator on TSMC 22nm
- 32kHz Xtal Oscillator on TSMC 22nm
- 1.056GHz SSCG PLL on TSMC 40nm
- 1.25GHz Multiplying PLL on TSMC 40nm
Related News
- Lattice Semiconductor Closes Acquisition of Silicon Image
- Lattice Deal: Harbinger of FPGA & ASSP Union
- Lattice Semiconductor Reports First Quarter 2015 Results
- Lattice Semiconductor Announces MachXO3LF Devices With On-Chip Flash Memory
Latest News
- SiFive Paves the Path to Accelerated Adoption of RISC-V in the Datacenter with the BigSky Development Server
- Perceptia Releases Design Kit for pPLL03 on Samsung Foundry 14LPU Platform
- Brite Semiconductor Releases 28nm High-Performance SAR ADC IP, Driving Upgrades for High-Speed Signal Chain Applications
- Synopsys Updates CXL IP Portfolio for AI-Era Infrastructure
- BrainChip Launches Symphony Community Akida Bundle For IBM’s Workload Management Solution