K-Best MIMO Decoder IP Core Available For Immediate Integration From Global IP Core
May 19, 2023 - Global IP Core Sales - The MIMO Decoder accepts two independent input streams, and the channel estimation matrix. The inputs to the MIMO Decoder are the estimated channel matrix and the received vector of symbols. Since the transmitted symbols could be pre-coded, some processing may be needed (optional) at the beginning of the detection. The QR decomposition is performed in preparation for the K-Best decoding. The outputs of the QR decomposition and are fed to the K-Best decoder.
Additional features include:
- Includes QR Decomposition, Dynamic scale and K-best Decoder
- Fixed Depth K-Best Decoder (K=16)
- Achieves close-to ML BER performance
- Supports synchronized streams with different QAM (from BPSK to 64 QAM) dependent on MIMO mode
- Supports square and non-square QAM
- Supports OFDM based systems with different Space Time Coding (STC)
- Soft input soft output
- Supports ( MIMO 2X2) or (MIMO 3X3) or (MIMO 4X4), selectable during run time
Related IP Core Products:
- MIMO systems
- Wi-Fi IEEE 802.11n/ac
- WiMAX 802.16e
- LTE standard
- RFID
- DVB-NGH
Please contact us for more information at info@global-ipc.com or check out our product portfolio at www.global-ipc.com
About Global IP Core Sales
Global IP Core Sales® was founded in 2021 and provides state-of-the-art IP Cores for the Semiconductor market. The majority of our products are silicon proven and can be seamlessly implemented into FPGA and ASIC technologies. Global IP Core Sales® will assist you with your IP Core and integration needs. Our mission is to grow your bottom line.
Related Semiconductor IP
- K-Best MIMO Decoder
- LTE Rx Bit Chain
- K-Best MIMO 3×3 Decoder
- K-Best MIMO 2×2 Decoder
- K-Best MIMO 4×4 Decoder
Related News
- Reed Solomon Encoder and Decoder FEC IP Core From Global IP Core
- DVB-S2X Wideband LDPC/ BCH Decoder IP Core Available For Integration From Global IP Core
- TES offers PKCS IP Core for System-on-Chip (SoC) Designs
- Fraunhofer IPMS develops new 10G TSN endpoint IP Core for deterministic high-speed Ethernet networks
Latest News
- SEMIFIVE Accelerates Growth with 97% YoY Revenue Surge in H1 2026, Powered by ASIC Turnkey, Mass Production, and IP
- Andes Technology has shut down Condor Computing
- TIER IV joins JST’s Next-Generation Edge AI Semiconductor R&D Program to open-source AI chip designs for autonomous driving
- BrainChip Partners With Orama.AOI For AI-Fueled Defect Detection
- PUFsecurity, subsidiary of eMemory, Advances Hardware-anchored Trust for AI Infrastructure at OCP APAC 2026