JEDEC Announces Annual Update of DDR5 Serial Presence Detect (SPD) Contents Standard
ARLINGTON, Va.-- October 14, 2025 -- JEDEC Solid State Technology Association, the global leader in standards development for the microelectronics industry, has published the annual release of its JESD400-5D DDR5 Serial Presence Detect (SPD) Contents standard. This latest version 1.4 adds support for memory modules executing up to DDR5-9200 speeds, codes for the new Small Outline Compression Attached Memory Module (SOCAMM2) and expands error logging information for Multiplexed Rank Dual In-Line Memory Modules (MRDIMMs). For free download visit the JEDEC website.
“JEDEC is responsive to the expanding success of DDR5 memories in the industry with faster speeds and more memory module configurations,” said Mian Quddus, Chairman of the JEDEC Board of Directors. “The collaborative efforts of the many suppliers of these memories in the annual release of the SPD Contents standard helps ensure consistency in these memory solutions.”
About JEDEC
JEDEC is the global leader in the development of standards for the microelectronics industry. Thousands of volunteers representing over 360 member companies work together with more than 100 JEDEC technical committees and task groups to meet the needs of every segment of the industry, manufacturers, and consumers alike. The publications and standards generated by JEDEC committees are accepted throughout the world. All JEDEC standards are available for download from the JEDEC website. For more information, visit www.jedec.org.
Related Semiconductor IP
- DDR5 IP solution
- DDR5 DFI Verification IP
- DDR5 NVRAM Memory Model
- DDR5 DIMM Memory Model
- DDR5 Memory Model
Related News
- JEDEC Announces Publication of the SPD5118 Hub and Serial Presence Detect Device and the DDR5 SPD Contents Specifications
- JEDEC Releases New Standard for LPDDR5/5X Serial Presence Detect (SPD) Contents
- JEDEC Announces Publication of Release 6 of the DDR3 Serial Presence Detect Standard
- JEDEC Announces Annual Serial Presence Detect Enhancements
Latest News
- Arteris Deployed by Speedata for Data Center Compute
- Siemens to acquire Defacto Technologies to complement its EDA portfolio with automated SoC design creation
- Mach42 Completes £7M Funding Round, Led by IP Group With Investment From BGF and Foresight Group
- ELECTRA IC Unveils Comprehensive IP Core Suite for Next-Generation Post-Quantum Cryptography
- CAST Enhances Serial Memory Controller IP with Encryption, Low-Power, and ASIL-Ready Options