IQ-Analog announces partnership to provide Faraday Technology size efficient, high performance, and low power analog-to-digital converters
San Diego, CA -- September 18th, 2006 – IQ-Analog will license a 12-bit/100-Msps 0.13m version of its Dino ADC product line to Faraday, with an option to migrate to a 90nm geometry. IQ Analog’s 12-bit ADC is almost twice as efficient, in terms of power consumption, as the nearest competitive platform. The die area of the Dino ADC is less than half the size of present industry offerings, representing substantial cost reductions and competitive advantages for IQ-Analog partners and customers.
Proprietary digital processing techniques are at the core of IQ-Analog’s ADC product portfolio. The use of continuous background calibration capabilities deliver disruptive new levels of performance, lower power consumption and cost effectiveness for applications in cellular base station transceiver (BTS) applications, WiMAX, WiFi, digital imaging, and broadband communication markets.
IQ Analog is headquartered in San Diego, CA and is a privately held company.
Proprietary digital processing techniques are at the core of IQ-Analog’s ADC product portfolio. The use of continuous background calibration capabilities deliver disruptive new levels of performance, lower power consumption and cost effectiveness for applications in cellular base station transceiver (BTS) applications, WiMAX, WiFi, digital imaging, and broadband communication markets.
IQ Analog is headquartered in San Diego, CA and is a privately held company.
Related Semiconductor IP
- DSP-Based 112G SerDes
- XTAL oscillator in TSMC-7nm
- GPU
- V-by-One Verification IP
- AI model compression IP
Related News
- Analog Bits Demonstrates Real-Time On-Chip Power Sensing and Delivery on TSMC N2P Process at TSMC 2026 Technology Symposiums
- Omni Design's High Performance Analog Front Ends are Adopted in Socionext's Next Generation Communications SoCs
- Synopsys and TSMC Collaborate to Accelerate 2nm Innovation for Advanced SoC Design with Certified Digital and Analog Design Flows
- INTERCHIP achieves 3x faster verification for next-gen clocking oscillator with Siemens' advanced analog and mixed-signal EDA technology
Latest News
- Arteris Deployed by Speedata for Data Center Compute
- Siemens to acquire Defacto Technologies to complement its EDA portfolio with automated SoC design creation
- Mach42 Completes £7M Funding Round, Led by IP Group With Investment From BGF and Foresight Group
- ELECTRA IC Unveils Comprehensive IP Core Suite for Next-Generation Post-Quantum Cryptography
- CAST Enhances Serial Memory Controller IP with Encryption, Low-Power, and ASIL-Ready Options