IP Cores, Inc. Announces an IPsec Security Processor IP Core
IP Cores, Inc. Announces a New Encryption Core Supporting the IPsec Security Protocol.
Palo Alto, California -- July 26, 2010 -- IP Cores, Inc. has announced the first core of its new high-speed IPsec security processor family.
"The new ISP1 core is a self-contained implementation of the IPsec packet encryption and authentication algorithms as defined by the IETF," said Dmitri Varsanofiev, CTO of IP Cores. "Our extensible implementation of the IPsec fits well into the decentralized on-chip processing datapath of the modern routers".
IPsec
Internet Protocol Security (IPsec) is a protocol used to secure the Internet Protocol (IP) communications by authenticating and/or encrypting IP packets of a data stream.
ISP1 Core
ISP1 core support both the ESP and AH protocols of IPsec in transport and tunnel modes of operation, including insertion and removal of headers and trailers, padding, Integrity Check Value (ICV) insertion and validation.
ISP supports all encryption algorithms per RFC 4835, including AES-CBC-128, AES-CBC-256, TripleDES-CBC, HMAC-SHA1-96, AES-XCBC-MAC-96. Additional algorithms are available as separate options.
About IP Cores, Inc.
IP Cores is a rapidly growing company in the field of security, error correction, and DSP IP cores. Founded in 2004, the company provides IP cores for communications and storage fields, including AES-based ECB/CBC/OCB/CFB, AES-GCM and AES-XTS cores, flow-through AES/CCM cores with header parsing for IEEE 802.11 (WiFi), 802.16e (WiMAX), 802.15.3 (MBOA), 802.15.4 (Zigbee), public-key accelerators for RSA and elliptic curve cryptography (ECC), cryptographically secure pseudo-random number generators (CS PRNG), secure SHA and MD5 hashes, lossless data compression cores, low-latency fixed and floating-point FFT and IFFT cores, as well as cyclic, Reed-Solomon, BCH and Viterbi decoder cores.
Related Semiconductor IP
- IPsec Security Processor
- Multipurpose Security Protocol Accelerator
- Multipurpose Security Protocol Accelerator - Functional Safety ASIL B support
- Multipurpose Security Protocol Accelerator
- NIST P-256/P-384 ECDH+ECDSA - Compact ECC IP Cores supporting ECDH and ECDSA on NIST P-256/P-384
Related News
- Codasip delivers processor security to actively prevent the most common cyberattacks
- Digital Core Design Presents DAES XTS Cryptographic CPU for Unparalleled Security
- Nordic Semiconductor and Arm reaffirm partnership with licensing agreement for latest low power processor designs, software platforms, and security IP
- Noesis Technologies releases its Ultra High Speed FFT/IFFT processor IP Core
Latest News
- TAKUMI starts licensing new Warping IPs “TW270” and “TW290”
- Quintauris Announces Planned Leadership Transition
- CAST Licenses TCP/IP Hardware Stack Core for Keysight FieldFox Handheld Spectrum Analyzers
- Global Semiconductor Sales Increase 9.2% Month-to-Month in May
- «Made in Germany» Security Chip Serves as a Root of Trust for Connected Devices