India Paves Dual RISC-V Tracks with C-DAC and Startup Silicon
India’s RISC-V ecosystem is gaining strength through two parallel efforts, one led by C-DAC, the other emerging from a new wave of chip startups.
By Yashasvini Razdan, EETimes | December 8, 2025

A global move toward customizable processor architectures is creating room for India to push into RISC-V, with government labs and young chip firms taking different paths. India is now coupling a state-funded processor effort with a parallel rise of startups using RISC-V for embedded and IoT designs.
The global RISC-V market is no longer a niche experiment. The RISC-V Market Analysis 2024 report by the SHD group forecasted that this market will climb to $2.95 billion by 2028, growing at almost 30% every year. Most of this momentum is coming from the embedded and IoT side, where engineers want more control over the microarchitecture and fewer licensing hurdles. Asia-Pacific is leading that shift, with China driving the volume and countries like India using RISC-V to build custom silicon without paying for proprietary cores.
To read the full article, click here
Related Semiconductor IP
- RISC-V Debug & Trace IP
- RISC-V IOPMP IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
- Multi-core capable RISC-V processor with vector extensions
Related News
- CDAC, Arm partner to enable semiconductor startups in India through Arm Flexible Access for Startups
- Renesas Partners with Indian Government to Drive Innovation Through Startups and Industry-Academia Collaboration, Strengthening India’s Semiconductor Ecosystem
- SmartSoC Solutions Partners with Cortus to Advance Chip Design and Manufacturing for SIM Cards, Smart Cards, Banking Cards, and E-Passports in India
- Sofics joins GlobalFoundries’ GlobalSolutions Ecosystem to Enhance Chip Robustness, Performance and Design Efficiency
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers