Report: India to pursue homegrown microprocessor design
K.C. Krishnadas, EE Times
(07/16/2009 11:55 AM EDT)
BANGALORE, India — The Indian government will reportedly bring together top engineers to design what is tentatively being called the "India microprocessor."
One of the design program's goals is helping to ward off what the government sees as the growing security threat poised by using commerical microprocessors in military, telecommunications and space systems.
According to a report this week in The Economic Times, the MPU design will be overseen by a new entity called the Zerone Corp., with an initial government investment of $200 million.
(07/16/2009 11:55 AM EDT)
BANGALORE, India — The Indian government will reportedly bring together top engineers to design what is tentatively being called the "India microprocessor."
One of the design program's goals is helping to ward off what the government sees as the growing security threat poised by using commerical microprocessors in military, telecommunications and space systems.
According to a report this week in The Economic Times, the MPU design will be overseen by a new entity called the Zerone Corp., with an initial government investment of $200 million.
To read the full article, click here
Related Semiconductor IP
- Generative AI Edge Processor
- AXI NoC Non-Coherent Mesh
- CXS c/d/Lite Verification IP
- USB OTG 2.0 with xHCI Verification IP
- DDR5 RDIMM Verification IP
Related News
- TI mulls new initiatives in India
- Sasken further Extends ARM Design Capability In India By Joining Approved Design Center Program
- Design firm GDA to seek venture capital, expand in India
- STM to expand embedded development in India
Latest News
- ChipAgents Collaborates With NVIDIA to Launch Build-A-Chip-Bench for Autonomous Chip Design and Implementation
- Quintauris and Microchip Technology join forces to grow RISC-V® adoption
- BrainChip Launches Sequora: Edge AI That Doesn’t Just Recognize — It Understands and Responds
- GlobalFoundries selected to operate two new semiconductor fabs in New York under landmark U.S.-Japan initiative
- Siemens’ Tessent ecosystem enables direct test pattern execution via PCIe and USB