As design goes global, tools get more critical
Patrick Mannion, EE Times
(08/24/2009 12:01 AM EDT)
Disaggregation of the IC and system design chain toward a specialty model has included a growing reliance on outsourcing. That has created an opportunity for developers of advanced tool suites to field design environments in which the "best of the best"--from anywhere around the globe--can be assembled for round-the-clock development of fully optimized designs.
Such an environment holds obvious appeal for OEMs haunted by the triple demons of narrowing time-to-market windows, tightening cost constraints and ever-rising performance requirements. But they must tread carefully, as new design constraints will now come to the fore. Global design efforts must factor in such variables as design security vulnerabilities; time zone and cultural differences; political and infrastructure vagaries; and the possibility that proj- ect goals, objectives and data will be "lost in translation."
The good news is that as more advanced tools become available for global design and more development teams test the waters, a knowledge base is being built that lets newcomers learn from their predecessors' mistakes and successes.
(08/24/2009 12:01 AM EDT)
Disaggregation of the IC and system design chain toward a specialty model has included a growing reliance on outsourcing. That has created an opportunity for developers of advanced tool suites to field design environments in which the "best of the best"--from anywhere around the globe--can be assembled for round-the-clock development of fully optimized designs.
Such an environment holds obvious appeal for OEMs haunted by the triple demons of narrowing time-to-market windows, tightening cost constraints and ever-rising performance requirements. But they must tread carefully, as new design constraints will now come to the fore. Global design efforts must factor in such variables as design security vulnerabilities; time zone and cultural differences; political and infrastructure vagaries; and the possibility that proj- ect goals, objectives and data will be "lost in translation."
The good news is that as more advanced tools become available for global design and more development teams test the waters, a knowledge base is being built that lets newcomers learn from their predecessors' mistakes and successes.
To read the full article, click here
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related News
- A System On Module (SoM) developed by Electra IC: BitFlex-SPB-A7 FPGA SoM
- ESD Alliance Reports Electronic System Design Industry Posts $5.1 Billion in Revenue in Q2 2025
- Andes and Arculus System Collaborate to Integrate iPROfiler™ into AndeSysC, Expanding Virtual Platform Support for RISC-V SoC Design
- ESD Alliance Reports Electronic System Design Industry Posts $5.6 Billion in Revenue in Q3 2025
Latest News
- intoPIX to Demonstrate JPEG XS, IPMX and SMPTE ST 2110 Solutions at NAB Show New York 2026
- GF unveils roadmap to deliver the world’s most advanced FD-SOI platform for Physical AI
- GlobalFoundries marks Dresden expansion milestone, announces next-generation platform for Physical AI
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure