HP now manufacturing first 64-bit RISC processor with copper technology
HP unveils 64-bit RISC processor made with copper, SOI technologies
By Semiconductor Business News
April 13, 2000 (7:37 p.m. EST)
URL: http://www.eetimes.com/story/OEG20000411S0053
LAS VEGAS -- Hewlett-Packard Co. today revealed details of its 64-bit PA-8700 processor, HP's first chip fabricated with copper interconnects. Built on a 0.18-micron silicon-on-insulator (SOI) process, the new RISC processor is designed to operate at and above 800 MHz. The PA-8700 was released to manufacturing in late March and is expected to ship in servers and workstations in the first half of 2001. HP made the announcement here at InterWorks 2000, an HP enterprise computing users group. The SOI and copper CMOS processes enable the chip to perform 3.2 billion operations per second, HP claimed. According to the company, preliminary estimates show that the PA-8700's integer and floating-point performance will be at least 64% and 14% better, respectively, than published figures for Sun Microsystems Inc.'s UltraSparc III. HP said the 0.18-micron process allows for the largest on-chip cache -- 2.25 megabytes -- of any microprocessor, and a 50% increase over the PA-8600. The new process also reduces voltage, which significantly lowers power consumption when the chip operates at higher frequencies, and results in cooler operation. The PA-8700, as part of the PA-RISC family, is still a stepping-stone to IA-64, HP's next-generation processor, which it is jointly developing with Intel Corp. The PA-RISC family will continue to be developed at least through PA-8900, said Scott Stallard, vice president and general manager of HP's Business Systems and Technology Organization. "HP's dual PA-RISC and IA-64 systems roadmaps will preserve customers' current IT infrastructures and environments, while offering them the choice of when to make the transition to IA-64," he said.
Related Semiconductor IP
- Ultra-low jitter, low-power ring-oscillator-based PLL-3GHz-4GHz
- Image Warping IP
- Image Warping IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
Related News
- NextSilicon to Productize Arbel RISC-V Core Into 64-Core Enterprise Processor for AI and HPC
- HP Selects the RM5271 MIPS RISC Processor for New HP Color LaserJet Printer Series
- MIPS Technologies and TSMC form strategic alliance to deliver "hard" versions of MIPS 32 and 64 Bit Processor Cores
- Intelop announces 10 G bit Ethernet MAC + PCIe + AMBA 2.0 Core which Receives and Transmits 64 - 1518 Byte packets at full line rate and is customizable for implementing differentiated application features
Latest News
- ESD Alliance Reports Electronic System Design Industry Posts $5.7 Billion in Revenue in Q1 2026
- New JEDEC® SPHBM4 Standard Enables HBM4-Class Bandwidth on Organic Substrates
- INCIRT Announces Availability of Its PLL Series in the GlobalFoundries (GF) GlobalSolutions™ Ecosystem
- Imec and Diraq demonstrate first coherent operation of eight silicon MOS spin qubits fabricated in a 300mm CMOS-compatible foundry process
- RISC-V Is Inevitable, State of the Union Keynote Argues