Hidden IP: booby trap or buried treasure?
George Leopold, EE Times
(04/30/2007 9:00 AM EDT)
WASHINGTON — If the process by which technology standards are forged and implemented isn't broken, it is surely straining under the weight of globalization, relentless technological change, patent-infringement and antitrust lawsuits as well as increasingly noisy standards battles among competing industry consortia.
In response, standards bodies are reviewing their procedures for dealing with intellectual-property (IP) rights. Many are focusing on patent and licensing disclosure. The IEEE, for instance, is awaiting a government opinion on a plan to use voluntary patent disclosure in its standards proceedings (see story, below). Groups like VITA, the Digital Video Broadcasting Project and Jedec are either conducting similar reviews or contem- plating new disclosure requirements.
(04/30/2007 9:00 AM EDT)
WASHINGTON — If the process by which technology standards are forged and implemented isn't broken, it is surely straining under the weight of globalization, relentless technological change, patent-infringement and antitrust lawsuits as well as increasingly noisy standards battles among competing industry consortia.
In response, standards bodies are reviewing their procedures for dealing with intellectual-property (IP) rights. Many are focusing on patent and licensing disclosure. The IEEE, for instance, is awaiting a government opinion on a plan to use voluntary patent disclosure in its standards proceedings (see story, below). Groups like VITA, the Digital Video Broadcasting Project and Jedec are either conducting similar reviews or contem- plating new disclosure requirements.
To read the full article, click here
Related Semiconductor IP
- 12-bit Digital-to-Analog Converter
- 30V 0.5A Hysteretic Buck LED Driver
- SpaceWire Node IP core
- nQrux Secure Boot
- 4K/8K Multiformat IP supporting AV2 decoder
Related News
- CAST Launches Multimedia Line with IP Cores for Image or Video Compression
- ARC International Next-Generation SoC Development Platform Targets “Six Months or Less” Design Cycle
- Xelic Announces Frame Mapped Generic Framing Procedure Core Availability for Integration into ASIC or FPGA Networking Applications
- Sarnoff Silicon IP For VSB/QAM Demodulation Lets TV Sets Receive Cable or Broadcast Digital/HDTV
Latest News
- Global Unichip Corp (GUC) showcases VSORA’s Jotunn8 AI inference processor at the TSMC Europe Technology Symposium
- RESOLVE, a Strategic Initiative Shaping the Future of High-Value-Added Electronic Products in Europe
- IBM and U.S. Department of Commerce Announce America’s First Purpose-Built Quantum Foundry, Supported by Proposed $1 Billion CHIPS Award
- EXTOLL and Chip Interfaces introduce the Industry´s first Integrated UCIe IP Solution for GlobalFoundries FDX Technology
- AMD Announces Production Ramp of Next-Generation AMD EPYC Processor “Venice” on TSMC 2nm Process Technology