HDL Design House announces the US representative - AJTechnology
Belgrade, Serbia, August 08th, 2012 – HDL Design House, provider of high performance digital and analog IP cores and SoC design and verification services, announced that it has signed a representative agreement with Mr John Patterson, the founder of AJ Technology, a sales representative firm with the principal goal of addressing the increase in demand for intellectual property.
"I've chosen to work closely with HDL Design House, as they have one of the broadest selection of PHYs, Serdes, complimentary controller technology, also offering integration services and maintenance and support. HDL Design House can service a broad range of customers in the US who are looking for the complete solution," said Mr John Patterson.
"We are extremely pleased that AJTechnology will be in charge of the representation of HDL Design House products and service. With Mr Patterson's considerable knowledge of the US market based on fifteen years of experience, and HDL Design House expertise in major protocols and corresponding IP cores, we will be able to solve the problems and answer the needs of potential customers in the US, also providing them with responsible support, at competitive prices," said Mr Predrag Markovic, HDL Design House President and CEO.
About HDL Design House:
HDL Design House delivers leading-edge digital and analog, design and verification services and products in numerous areas of SoC and complex FPGA designs. The company also develops IP cores and component (VITAL) models for major SoC product developers. Founded in 2001 and currently employing 60 engineers working in two design centers in Serbia, HDL Design House mission is to deliver high quality products and services, with flexible licensing models, competitive pricing and responsible technical support. The company was awarded ISO 9001:2000 and ISO 27001:2005 certifications in December 2006 and has achieved certifications from Direct Assessment Services (DAS). For more information, please visit www.hdl-dh.com
Related Semiconductor IP
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
Related News
- Mentor Graphics introduced v5.2 of its FPGA Advantage HDL design flow
- TransEDA Launches New Rule-Sets In ``Ready-To-Use'' HDL Checking Software
- Alatek Boosts Performance of Mentor Graphics® HDL Simulators By 100x
- Alatek Inc. Announces New LINUX Hardware Accelerator Speeds HDL Simulators
Latest News
- Vayavya Labs and Tenstorrent Partner to Accelerate RISC-V Hardware and Software Development Through Virtual Platform Modeling
- RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B
- Aion Silicon Named Design Solution Associate in New Rapidus CORE Ecosystem for 2nm Semiconductors
- Arteris Wins Funding to Expand Hardware Design Supply Chain Security Assurance for the Trusted and Assured Microelectronics Program
- UMC Reports Sales for September 2026