HDL Design House announces the US representative - AJTechnology
Belgrade, Serbia, August 08th, 2012 – HDL Design House, provider of high performance digital and analog IP cores and SoC design and verification services, announced that it has signed a representative agreement with Mr John Patterson, the founder of AJ Technology, a sales representative firm with the principal goal of addressing the increase in demand for intellectual property.
"I've chosen to work closely with HDL Design House, as they have one of the broadest selection of PHYs, Serdes, complimentary controller technology, also offering integration services and maintenance and support. HDL Design House can service a broad range of customers in the US who are looking for the complete solution," said Mr John Patterson.
"We are extremely pleased that AJTechnology will be in charge of the representation of HDL Design House products and service. With Mr Patterson's considerable knowledge of the US market based on fifteen years of experience, and HDL Design House expertise in major protocols and corresponding IP cores, we will be able to solve the problems and answer the needs of potential customers in the US, also providing them with responsible support, at competitive prices," said Mr Predrag Markovic, HDL Design House President and CEO.
About HDL Design House:
HDL Design House delivers leading-edge digital and analog, design and verification services and products in numerous areas of SoC and complex FPGA designs. The company also develops IP cores and component (VITAL) models for major SoC product developers. Founded in 2001 and currently employing 60 engineers working in two design centers in Serbia, HDL Design House mission is to deliver high quality products and services, with flexible licensing models, competitive pricing and responsible technical support. The company was awarded ISO 9001:2000 and ISO 27001:2005 certifications in December 2006 and has achieved certifications from Direct Assessment Services (DAS). For more information, please visit www.hdl-dh.com
Related Semiconductor IP
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- CryptoManager Root of Trust for Use with the Caliptra Specification
- Switched Capacitor 3.6V Boost-Buck DC-DC Converter
- GlobalFoundries 22nm 3V3 GPIO
Related News
- Mentor Graphics introduced v5.2 of its FPGA Advantage HDL design flow
- TransEDA Launches New Rule-Sets In ``Ready-To-Use'' HDL Checking Software
- Alatek Boosts Performance of Mentor Graphics® HDL Simulators By 100x
- Alatek Inc. Announces New LINUX Hardware Accelerator Speeds HDL Simulators
Latest News
- TCS launches next-gen system-on-chip design services for automotive and semiconductor companies
- Via Licensing Alliance Formally Launches First Patent Pool in the Datacenter Space with Signed Licensors in its DRAM Memory Program
- Lattice Advances FPGA Design with New Leadership AI-Driven Development Tool, Lattice Prompt
- M31 Expands Rambus Collaboration, Strengthening Its One-Stop MIPI Subsystem Solution
- TeRAM Emerges from Stealth with $37M Equity Raise to Tackle the AI Memory Wall