Intel ramps hardware-software codesign research
Peter Clarke, EETimes
3/17/2011 6:27 AM EDT
"It's a closed research project but it's going really well," said Professor Martin Curley, director of Intel Labs Europe, speaking at a press event here.
To read the full article, click here
Related Semiconductor IP
- Ultra Ethernet MAC & PCS 100G/200G/400G/800G
- Ethernet PCS 100G/200G/400G/800G/1.6T
- Ethernet MAC 100G/200G/400G/800G/1.6T
- Junction Over-Temperature Detector with Linear Centigrade-to-Voltage Output - X-FAB XT018
- Performance P570 Gen 3
Related News
- Space Codesign Introduces the First Virtual Platform Technology Supporting Hardware/Software Codesign for FPGA Based on ARM Cortex-A9
- STMicroelectronics selects Cadence's Virtual Component Co-Design (VCC) <!-- verification -->
- TNI and Valiosys develops system level formal verification and co-design solutions.
- Codesign, co-verification applied to DSP core
Latest News
- SkyeChip Berhad Delivers 35.0% Net Profit Growth Ahead of Main Market Debut on 20 May 2026
- Quantum eMotion and JMEM TEK Sign Consortium Agreement to Accelerate Quantum-Resilient Semiconductor SoC Development
- Silvaco Announces Immediate Availability of Mixel MIPI C-PHY/D-PHY Combo IP on TSMC N2P Process
- BrainChip Strikes IP Licensing Deal with ASICLAND
- Arteris Technology Adopted by Li Auto for Intelligent Vehicles