Analysis: On2 brings YouTube to cell phones
By BDTI
March 26, 2008 -- dspdesignline.com
A few months ago, video codec vendor On2 announced its acquisition of Hantro, a company that offers licensable video codec accelerators and software. At the Mobile World Congress in February, On2 unveiled the first offspring from the marriage—the Hantro 8190 licensable silicon IP core. The 8190 is a video decoder core that's intended for use in chips targeting mobile handsets, and supports the Flash video format (FLV) used by YouTube and Facebook.
The Hantro 8190 supports H.264, MPEG-2, MPEG-4, VC-1, and VP6 (a proprietary On2 compression format that, along with H.264 and Sorenson Spark, can be used to generate FLV files). The 8190 also supports JPEG still images up to 16 MP. According to On2, the core can decode H.264 High Profile, 1080p resolution video at 30 fps with a clock frequency under 165 MHz. The IP block is configurable; licensees can choose a subset of the available codecs and resolutions to minimize silicon area.
March 26, 2008 -- dspdesignline.com
A few months ago, video codec vendor On2 announced its acquisition of Hantro, a company that offers licensable video codec accelerators and software. At the Mobile World Congress in February, On2 unveiled the first offspring from the marriage—the Hantro 8190 licensable silicon IP core. The 8190 is a video decoder core that's intended for use in chips targeting mobile handsets, and supports the Flash video format (FLV) used by YouTube and Facebook.The Hantro 8190 supports H.264, MPEG-2, MPEG-4, VC-1, and VP6 (a proprietary On2 compression format that, along with H.264 and Sorenson Spark, can be used to generate FLV files). The 8190 also supports JPEG still images up to 16 MP. According to On2, the core can decode H.264 High Profile, 1080p resolution video at 30 fps with a clock frequency under 165 MHz. The IP block is configurable; licensees can choose a subset of the available codecs and resolutions to minimize silicon area.
To read the full article, click here
Related Semiconductor IP
- DSP-Based 112G SerDes
- XTAL oscillator in TSMC-7nm
- GPU
- V-by-One Verification IP
- AI model compression IP
Related News
- BrisbaneSilicon publishes Beta Release of its Lumorphix Processor IP Core
- Codasip looks to Silicon Creations’ PLL to drive RISC-V Automotive Safety-Critical Core
- DI3CM-HCI, A High-Performance MIPI I3C Host Controller IP Core for Next-Generation Embedded Designs
- Digital Blocks DB9000 Display Controller IP Core Family Extends Leadership in 8K, Automotive, Medical, Aerospace, and Industrial SoC Designs
Latest News
- Arteris Deployed by Speedata for Data Center Compute
- Siemens to acquire Defacto Technologies to complement its EDA portfolio with automated SoC design creation
- Mach42 Completes £7M Funding Round, Led by IP Group With Investment From BGF and Foresight Group
- ELECTRA IC Unveils Comprehensive IP Core Suite for Next-Generation Post-Quantum Cryptography
- CAST Enhances Serial Memory Controller IP with Encryption, Low-Power, and ASIL-Ready Options