General Processor Technologies Announces AI Accelerator and DSP for Digital and Image Processing
TARRYTOWN, N.Y. -- June 26, 2018 - Today General Processor Technologies (GPT), China's leading licensor of customizable processor IP cores, announced two innovative new additions to its IP portfolio: the 'GPT' AI accelerator and the VLVm1 Digital Signal Processor (DSP) for digital and image processing. With the new cores, designers can reduce chip cost, area, and power consumption in SoCs targeting applications across autonomous vehicles and intelligent transportation, smart cities, industrial automation, robotics, and machine vision.
The configurable GPT AI accelerator is designed for Convolutional Neural Network (CNN) inference. The highly-optimized design provides for convolution, pooling, dropout, padding, and programmable activation functions. Running at up to 1GHz in 28nm technology, each CNN building block contains 288 MAC units, scalable to 8+ units. Performance, power, and accuracy can be optimized using built-in integer or 16-bit floating point operations. GPT provides a library of popular CNN networks; support for frameworks such as Tensorflow and Caffe are in development.
The VLVm1 is the first of GPT's optimized Variable Length Vector (VLV) DSP execution unit targeted for digital and image processing. VLVs allow forward and backward code compatibility by architecturally specifying a vector length. Unlike the SIMD architecture which has a fixed width, VLV specifies an arbitrary and dynamic length for vectors. An implementation can be customized for performance/power/price based on the number of vector elements to be executed simultaneously. Code does not need to be recompiled when the vector length changes. Non-power-of-two vectors can be easily specified.
Combining GPT's superscalar out-of-order 'Unity' CPU with a VLV execution unit, the VLVm1 processors run at up to 3GHz. All instructions are part of the Unity 1.0 Instruction Set Architecture (ISA) which provides a common programming view of heterogeneous processors through its ability to efficiently map Heterogeneous System Architecture Intermediate Language (HSAIL) instructions.
The new cores add to GPT's IP portfolio, which also includes the high-performance 'Unity' CPU that has been validated in TSMC's 28nm process and is configurable for multiple performance levels.
"GPT is a leading provider of processor IP to the China market," said Dr. John Glossner, CEO of GPT. "We have processor blocks needed to create a heterogeneous system for a wide range of applications, including CPUs, CNN/AI accelerators, communications processors, DSPs and soon a GPU that will extend the Unity instruction set to support all major types of compute capability."
All GPT IP cores are optimized for Heterogeneous Systems Architecture (HSA), providing a common programming view and object code compatibility.
Availability
The GPT AI accelerator and VLVm1 DSP will be validated in silicon by the third quarter of 2018, implemented in the GP8300 SoC from Optimum Semiconductor. Contact info@generalprocessortech.com for more information.
About GPT
General Processor Technologies (GPT) is China's only IP licensing company providing CPU, DSP, GPU and AI accelerator cores for a wide range of performance levels, all optimized for heterogeneous computing. GPT designs and licenses embedded processors that are compatible with Heterogeneous Systems Architecture (HSA) for use worldwide. Its patent-pending Unity architecture, supported by powerful embedded Artificial Intelligence (eAI) algorithms, allows customers to optimize cores for a range of applications across autonomous vehicles and intelligent transportation, smart cities, industrial automation, robotics, and machine vision. GPT is a wholly owned subsidiary of Hua Xia GPT, a global corporation with operations in New York, Beijing, Nanjing and Shanghai. See: www.generalprocessortech.com.
Related Semiconductor IP
- RISC-V-Based, Open Source AI Accelerator for the Edge
- Embedded AI accelerator IP
- Performance AI Accelerator for Edge Computing
- Performance Efficiency AI Accelerator
- Lowest Power and Cost End Point AI Accelerator
Related News
- AI Accelerator Spec Maintains Rapid Update Pace
- CEVA to Unveil its CEVA-X2 DSP at the Linley Mobile & Wearable Conference 2016
- Cadence Launches Tensilica Fusion G3 DSP Featuring Exceptional Out-of-the-Box Performance for Compute-Intensive Signal Processing Applications
- Rockchip and CEVA Extend Partnership to Include CEVA-XM4 Intelligent Vision DSP
Latest News
- Alliance for Open Media Releases AV2 Codec, Advancing Next-Generation Open Video Coding
- VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology
- MIPI A-PHY To Power Industry’s First Four-Company Automotive SerDes Interoperability Demonstration at AutoSens USA