GloFo, TSMC report process tech progress
Rick Merritt, EETimes
6/5/2012 1:01 AM EDT
SAN FRANCISCO – Globalfoundries reported progress ramping four flavors of its 28nm process and early work qualifying its 20 nm process and developing 3-D IC technology at the Design Automation Conference here. Its larger competitor TSMC also announced progress in the same three areas working in collaboration with Cadence Design Systems.
“We just passed shipment of 400,000 32/28 nm high-k metal gate wafers and we’re ramping rapidly,” said Mojy Curtis Chian, senior vice president of design enablement at Gobalfoundries in an interview with EE Times at DAC. “We have proved gate first works, is high yielding and economical,” he said.
To read the full article, click here
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 3.3V Capable GPIO on TSMC 28nm RF HPC+
- 1.2V Thin Oxide GPIO on TSMC 28nm RF HPC+
- LDO Voltage Regulator, 250 mA, TSMC N3P
- LDO Voltage Regulator, Adjustable 0.45 V to 0.9 V Output, 30 mA, TSMC N3P
Related News
- GloFo Shows Progress in 3D Stacks
- M31 Launches ONFi5.1 I/O IP on TSMC 5nm Process
- QuickLogic Delivers eFPGA IP Targeting TSMC N12e Process in Record Time
- M31 Launches USB4 IP for TSMC 5nm Process
Latest News
- VeriSilicon Introduces CPP2000 Camera Post-Processing IP for Embodied Robotics and Mobile Vision Applications
- Infineon opens the world's largest fab for power semiconductors and analog/mixed-signal technologies in Dresden
- Tenstorrent Sets New Performance Records, Launches TT- Ascalon S, and Expands Across Japan
- Chips&Media Signs APV codec IP Licensing Deal with North American Big Tech, Establishing the ‘Second Front’ Against Apple’s ProRes
- Chipsolve Technologies Appoints Balaji Kanigicherla as Chairman of the Board