GloFo, TSMC report process tech progress
Rick Merritt, EETimes
6/5/2012 1:01 AM EDT
SAN FRANCISCO – Globalfoundries reported progress ramping four flavors of its 28nm process and early work qualifying its 20 nm process and developing 3-D IC technology at the Design Automation Conference here. Its larger competitor TSMC also announced progress in the same three areas working in collaboration with Cadence Design Systems.
“We just passed shipment of 400,000 32/28 nm high-k metal gate wafers and we’re ramping rapidly,” said Mojy Curtis Chian, senior vice president of design enablement at Gobalfoundries in an interview with EE Times at DAC. “We have proved gate first works, is high yielding and economical,” he said.
To read the full article, click here
Related Semiconductor IP
- Ultra-Low Latency 32Gbps SerDes IP in TSMC 12nm FFC
- Ultra-Low Latency 32Gbps SerDes IP in TSMC 22nm ULP
- 32Gbps SerDes IP in TSMC 12nm FFC
- 32Gbps SerDes IP in TSMC 22nm ULP
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
Related News
- Analog Bits Demonstrates Real-Time On-Chip Power Sensing and Delivery on TSMC N2P Process at TSMC 2026 Technology Symposiums
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- GloFo Shows Progress in 3D Stacks
- M31 Launches ONFi5.1 I/O IP on TSMC 5nm Process
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer