DesignCon: FPGA caveman lag in tools
Mark LaPedus, EETimes
2/1/2011 9:31 PM EST
SANTA CLARA, Calif. - FPGA vendors continue to keep pace with Moore’s Law.
Altera Corp. and Xilinx Inc. have separately announced new and complex 28-nm devices. Intel Corp. will lend its semiconductor process technology muscle to build FPGAs for programmable logic startup Achronix Semiconductor Corp. at 22-nm and beyond under the terms of a recent agreement between the two companies.
But with each new family, the gap between traditional design tools and the underlying silicon capabilities is expanding. Designers are frustrated by inefficient and tedious design tools. Major categories of challenges that designers face include verification, debug and integration with PCBs.
To read the full article, click here
Related Semiconductor IP
- Dual Channel 8b D/A Converter - TSMC T40ULP
- Dual Channel 12b D/A Converter - TSMC T40ULP+ESF3
- 8bit D/A Converter - TSMC 22nm ULP
- 12bit 2MSps A/D Converter - TSMC T22ULP
- TSMC 2nm 1V2 GPIO
Related News
- Microchip Slashes Time to Innovation with Industry's Most Power-Efficient Mid-Range FPGA Industrial Edge Stack, More Core Library IP and Conversion Tools
- Cypress Adopts Cadence Digital Implementation and Circuit Simulation Tools for 40nm Automotive Designs
- Aldec Extends Spectrum of Verification Tools for Use in Digital ASIC Designs
- Hitachi Adopts Cadence AMS Model-Based Methodology and Tools for Mixed-Signal Design Verification
Latest News
- Brite Semiconductor Releases 28nm High-Performance SAR ADC IP, Driving Upgrades for High-Speed Signal Chain Applications
- Synopsys Updates CXL IP Portfolio for AI-Era Infrastructure
- BrainChip Launches Symphony Community Akida Bundle For IBM’s Workload Management Solution
- StarIC Appoints Dr. Masum Hossain as Chief Technology Officer
- Andes Technology Empowers RISC-V Developers with Its New Streamlined IDE, RVBuilder