DesignCon: FPGA caveman lag in tools
Mark LaPedus, EETimes
2/1/2011 9:31 PM EST
SANTA CLARA, Calif. - FPGA vendors continue to keep pace with Moore’s Law.
Altera Corp. and Xilinx Inc. have separately announced new and complex 28-nm devices. Intel Corp. will lend its semiconductor process technology muscle to build FPGAs for programmable logic startup Achronix Semiconductor Corp. at 22-nm and beyond under the terms of a recent agreement between the two companies.
But with each new family, the gap between traditional design tools and the underlying silicon capabilities is expanding. Designers are frustrated by inefficient and tedious design tools. Major categories of challenges that designers face include verification, debug and integration with PCBs.
To read the full article, click here
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related News
- Microchip Slashes Time to Innovation with Industry's Most Power-Efficient Mid-Range FPGA Industrial Edge Stack, More Core Library IP and Conversion Tools
- Aldec Extends Spectrum of Verification Tools for Use in Digital ASIC Designs
- Hitachi Adopts Cadence AMS Model-Based Methodology and Tools for Mixed-Signal Design Verification
- Intel Custom Foundry Certifies Mentor Graphics Physical Verification and Circuit Simulation Tools for 10nm Tri-Gate Process
Latest News
- GF unveils roadmap to deliver the world’s most advanced FD-SOI platform for Physical AI
- GlobalFoundries marks Dresden expansion milestone, announces next-generation platform for Physical AI
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools