DesignCon: FPGA caveman lag in tools
Mark LaPedus, EETimes
2/1/2011 9:31 PM EST
SANTA CLARA, Calif. - FPGA vendors continue to keep pace with Moore’s Law.
Altera Corp. and Xilinx Inc. have separately announced new and complex 28-nm devices. Intel Corp. will lend its semiconductor process technology muscle to build FPGAs for programmable logic startup Achronix Semiconductor Corp. at 22-nm and beyond under the terms of a recent agreement between the two companies.
But with each new family, the gap between traditional design tools and the underlying silicon capabilities is expanding. Designers are frustrated by inefficient and tedious design tools. Major categories of challenges that designers face include verification, debug and integration with PCBs.
To read the full article, click here
Related Semiconductor IP
- UALink PHY + Controller
- General Purpose Low-Dropout (LDO) - TSMC
- Camera Post-Processing IP
- DC-DC Split-Pi Boost-Buck Converter
- Deep learning accelerator
Related News
- Microchip Slashes Time to Innovation with Industry's Most Power-Efficient Mid-Range FPGA Industrial Edge Stack, More Core Library IP and Conversion Tools
- Cypress Adopts Cadence Digital Implementation and Circuit Simulation Tools for 40nm Automotive Designs
- Aldec Extends Spectrum of Verification Tools for Use in Digital ASIC Designs
- Hitachi Adopts Cadence AMS Model-Based Methodology and Tools for Mixed-Signal Design Verification
Latest News
- TAKUMI starts licensing new Warping IPs “TW270” and “TW290”
- Quintauris Announces Planned Leadership Transition
- CAST Licenses TCP/IP Hardware Stack Core for Keysight FieldFox Handheld Spectrum Analyzers
- Global Semiconductor Sales Increase 9.2% Month-to-Month in May
- «Made in Germany» Security Chip Serves as a Root of Trust for Connected Devices