FDSOI Gains Design Wins Amid Fab Partner Mystery
Peter Clarke, Electronics360
28 January 2014
European chip company STMicroelectronics NV is gaining design wins for its 28nm fully depleted silicon-on-insulator (FDSOI) manufacturing process but is being coy about who will be its initial partner for high volume manufacturing. The date for the start of second-source volume manufacturing of FDSOI chips also appears to have slipped.
Jean-Marc Chery, executive vice president and general manager of embedded processing solutions at ST, told Electronics 360 that the number of FDSOI IC designs in development has risen to 15. That number stood at three about eight months ago. But he also declined to discuss progress at Globalfoundries in bringing up high volume manufacturing capacity of FDSOI chips.
To read the full article, click here
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- Silicon Image Reference Design Partnership with MediaTek Gains Additional MHL Smartphone Design Wins
- GF Grabs AI Wins with FD-SOI
- Cadence Wins Four 2023 TSMC OIP Partner of the Year Awards
- Alphawave Semi Wins Fifth Consecutive TSMC OIP Ecosystem Forum Partner of the Year Award
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer