Faraday Delivers DDR/LPDDR Combo PHY IP Solutions on UMC's 22ULP and 14FFC
Hsinchu, Taiwan -- July 22, 2025 -- Faraday Technology Corporation (TWSE: 3035), a leading ASIC design and IP provider, today announced the availability of its DDR/LPDDR combo PHY, supporting from 3rd to 5th-generation on UMC’s 22ULP and 14FFC platforms, which are UMC’s planar and FinFET process technologies. Faraday continues its long-standing commitment to delivering in-house IP solutions optimized to better serve the ASIC market.
Faraday’s DDR/LPDDR IP solutions feature robust, silicon-proven designs widely adopted in ASIC projects across diverse SoC applications. Fully compliance with JEDEC specifications ensures seamless compatibility and allows for flexible performance and power optimization. The 22ULP PHY supports low operating voltage at 0.8V, making it ideal for power-sensitive applications such as mobile, 5G, and IoT devices. The 14nm PHY supports transmission rate up to 6400Mbps for DDR5/LPDDR5 and includes advanced features such as self-training mechanisms, impedance calibration, and DFE.
“Our customers demand high performance and low power in increasingly complex SoCs,” said Flash Lin, COO of Faraday. “With the complete DDR/LPDDR IP solution spanning controller, PHY, and subsystem integration, we’re helping customers accelerate design cycles, reduce development risks, and deliver high-quality, reliable memory subsystems.”
About Faraday Technology Corporation
Faraday Technology Corporation (TWSE: 3035) is dedicated to the mission of benefiting humanity and upholding sustainable values in every IC it handles. The company offers a comprehensive range of ASIC solutions, including total 3DIC packaging, Neoverse CSS design, FPGA-Go-ASIC, and design implementation services. Furthermore, its extensive silicon IP portfolio encompasses a wide array of offerings, such as I/O, Cell Library, Memory Compiler, ARM-compliant CPUs, LPDDR4/4X, DDR4/3, MIPI D-PHY, V-by-One, USB 3.1/2.0, 10/100 Ethernet, Giga Ethernet, SATA3/2, PCIe Gen4/3, and SerDes. For further details, visit www.faraday-tech.com
Related Semiconductor IP
- Mesochronous Bridge for PCIe/CXL
- AI-native GPU
- OpenGMSL Verification IP
- OpenGMSL Leaf IP
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
Related News
- SkyeChip's World-First HBM4/HBM3E Combo PHY IP for SF4X Listed on Samsung Foundry CONNECT
- Faraday Announces 16G Programmable SerDes in UMC 28HPC+
- Experience DDR5/DDR4/LPDDR5 Combo PHY and matching Controller IP Cores seamless RAM interfacing speeds, with Silicon Proven 12FFC technology
- Elevate your High-speed data transmissions to the next level for all Display interfaces with the MIPI D-PHY/ LVDS Combo PHY IP Cores in 40nm
Latest News
- SignatureIP Unveils MesoLink, a Mesochronous Bridge for PCIe/CXL Validation
- ICTK Partners with Jiran Security to Drive Post-Quantum Cryptography (PQC) Migration
- S2C Named Andes Technology’s 2026 Partner of the Year
- BrainChip Launches AKD1500 PCIe Card For Edge AI Evaluation Everywhere
- TDK-Micronas adopts Aniah’s AI-powered OneCheck® platform to advance automotive semiconductor development