Facebook to design own processors
April 19, 2018 // By Peter Clarke, eeNews
The job, based at Menlo Park, California, covers the creation of firmware and driver development, silicon architecture and micro-architecture and keeping Facebook's silicon strategy in-line with the company's long-range objectives.
The applicant is expected to have at least 15 years of experience in managing SoC development teams at the director or manager level as a track record of first pass ASIC and systems success.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- AMI Announces a Shift-Left Initiative to De-Risk SoC Development for Arm Total Design in Collaboration with Arm and Synopsys
- Siemens and Samsung Foundry strengthen collaboration to advance silicon design enablement
- NVIDIA and TSMC Bring AI Into Fabs to Advance Semiconductor Design and Manufacturing
- Startup Ricursive to Create an End-to-End AI Model for Chip Design
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers