EU DARE Project Is Scrambling to Replace Codasip
EU DARE project explores alternatives after Codasip divestment creates uncertainty around roadmap and architectural direction.
By Pablo Valerio, EE Times | April 17, 2026
The European High-Performance Computing Joint Undertaking (EuroHPC JU), an organization advancing European supercomputing, and the Digital Autonomy with RISC-V in Europe (DARE) consortium, an initiative backed by a €240 million budget, are actively managing the implications of a corporate realignment by Codasip, one of their project’s partners.
Munich-based Codasip recently announced a strategic pivot toward cyber-resilient architectures and the divestment of specific business units to an undisclosed U.S.-based public semiconductor company. This development introduces variables into the architectural and financial planning of the DARE project, which focuses on developing processors and accelerators for European data centers.
To read the full article, click here
Related Semiconductor IP
- RISC-V Display Connectivity Subsystem (DCS)
- RISC-V IOPMP IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
Related News
- Codasip selected to design a high-end RISC-V processor for the EU-funded DARE project
- Europe takes a major step towards digital autonomy in supercomputing and AI with the launch of DARE project
- Intrinsic ID Awarded EU Grant under Horizon 2020/SME Instrument Phase 2 Program for INSTET Project
- EU Project Delivers Open-Source Simulator for Cyber-Physical Systems
Latest News
- Alliance for Open Media Releases AV2 Codec, Advancing Next-Generation Open Video Coding
- VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology
- MIPI A-PHY To Power Industry’s First Four-Company Automotive SerDes Interoperability Demonstration at AutoSens USA