Electronics enters era of 'systemic risk'
Rick Merritt, EETimes
8/30/2011 7:36 PM EDT
"We're not just dealing with silicon scaling complexity but with a kind of systemic complexity where being best-in-class in one area is not sufficient to avoid risk and risks are going up," said Aart de Geus, chief executive of Synopsys in a panel at the annual GlobalFoundries conference here.
To read the full article, click here
Related Semiconductor IP
- UALink PHY + Controller
- General Purpose Low-Dropout (LDO) - TSMC
- Camera Post-Processing IP
- DC-DC Split-Pi Boost-Buck Converter
- Deep learning accelerator
Related News
- Samsung Electronics Unveils Foundry Vision in the AI Era at Samsung Foundry Forum 2023
- Codesign tools aren't ready yet for SoC era
- Embedded designs flood Microprocessor Forum for 'post-PC' era
- ATE vendors cozy up to on-chip test for SoC era
Latest News
- «Made in Germany» Security Chip Serves as a Root of Trust for Connected Devices
- GUC Monthly Sales Report – June 2026
- Ceva Wins Landmark AI Licensing Deal with Major U.S. Software and AI Platform Company
- UMC Reports Sales for June 2026
- VeriSilicon Introduces CPP2000 Camera Post-Processing IP for Embodied Robotics and Mobile Vision Applications