EDA tools for FPGAs running out of gas
Mark LaPedus, EE Times
(12/10/2008 6:21 PM EST)
SAN JOSE, Calif. -- The field-programmable gate array (FPGA) market has experienced lackluster and flat growth in recent times. But now, the sector faces a set of new challenges that could threaten the business.
Like most chip makers, FPGA suppliers face the current and steep IC downturn. In one form or another, Actel, Altera, Lattice, Xilinx and others have been impacted by the downturn.
Simon Bloch, vice president and general manager of the Design and Synthesis Division for Mentor Graphics Corp., also said the FPGA business faces four other major challenges: growing design complexity; lower power methodologies; a shortage of IC designers; and the fact that the EDA tools are running out of gas.
''At same point, the tools don't scale anymore,'' Bloch warned. ''You need (new and) disruptive tools in the flow.''
(12/10/2008 6:21 PM EST)
SAN JOSE, Calif. -- The field-programmable gate array (FPGA) market has experienced lackluster and flat growth in recent times. But now, the sector faces a set of new challenges that could threaten the business.
Like most chip makers, FPGA suppliers face the current and steep IC downturn. In one form or another, Actel, Altera, Lattice, Xilinx and others have been impacted by the downturn.
Simon Bloch, vice president and general manager of the Design and Synthesis Division for Mentor Graphics Corp., also said the FPGA business faces four other major challenges: growing design complexity; lower power methodologies; a shortage of IC designers; and the fact that the EDA tools are running out of gas.
''At same point, the tools don't scale anymore,'' Bloch warned. ''You need (new and) disruptive tools in the flow.''
To read the full article, click here
Related Semiconductor IP
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
Related News
- AMIQ EDA Announces its Design and Verification Tools Eclipse IDE Supports Cadence Perspec System Verifier using System Level Notation
- AMIQ EDA Announces its Design and Verification Tools Eclipse IDE Supports First Release of Accellera Portable Test and Stimulus Standard (PSS)
- GOWIN Semiconductor Announces Release of the New GOWIN EDA Tools for Improved Performance on New FPGA Product Families
- Rapid Silicon's Raptor Software Out-Performs All EDA Tools in the Industry
Latest News
- SEMI Reports Worldwide Silicon Wafer Shipments Increase 13% Year-on-Year in Q1 2026
- POLYN Technology Announces Tapeout of Automotive Chip
- QuickLogic Establishes New Banking Relationship and Secures $10 Million Revolving Credit Facility
- TES is extending its PMU IP portfolio for X-FAB’s XT018 - 0.18µm BCD-on-SOI technology.
- RF Front-End Modules & Components IP Trends – Q1 2026 Monitoring Release