EDA tools for FPGAs running out of gas
Mark LaPedus, EE Times
(12/10/2008 6:21 PM EST)
SAN JOSE, Calif. -- The field-programmable gate array (FPGA) market has experienced lackluster and flat growth in recent times. But now, the sector faces a set of new challenges that could threaten the business.
Like most chip makers, FPGA suppliers face the current and steep IC downturn. In one form or another, Actel, Altera, Lattice, Xilinx and others have been impacted by the downturn.
Simon Bloch, vice president and general manager of the Design and Synthesis Division for Mentor Graphics Corp., also said the FPGA business faces four other major challenges: growing design complexity; lower power methodologies; a shortage of IC designers; and the fact that the EDA tools are running out of gas.
''At same point, the tools don't scale anymore,'' Bloch warned. ''You need (new and) disruptive tools in the flow.''
(12/10/2008 6:21 PM EST)
SAN JOSE, Calif. -- The field-programmable gate array (FPGA) market has experienced lackluster and flat growth in recent times. But now, the sector faces a set of new challenges that could threaten the business.
Like most chip makers, FPGA suppliers face the current and steep IC downturn. In one form or another, Actel, Altera, Lattice, Xilinx and others have been impacted by the downturn.
Simon Bloch, vice president and general manager of the Design and Synthesis Division for Mentor Graphics Corp., also said the FPGA business faces four other major challenges: growing design complexity; lower power methodologies; a shortage of IC designers; and the fact that the EDA tools are running out of gas.
''At same point, the tools don't scale anymore,'' Bloch warned. ''You need (new and) disruptive tools in the flow.''
To read the full article, click here
Related Semiconductor IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
- AXI5-Stream to/from AXI4-Stream Bridges
- APB5 to APB4 bridge
- UALink PHY + Controller
Related News
- AMIQ EDA Announces its Design and Verification Tools Eclipse IDE Supports Cadence Perspec System Verifier using System Level Notation
- AMIQ EDA Announces its Design and Verification Tools Eclipse IDE Supports First Release of Accellera Portable Test and Stimulus Standard (PSS)
- GOWIN Semiconductor Announces Release of the New GOWIN EDA Tools for Improved Performance on New FPGA Product Families
- Rapid Silicon's Raptor Software Out-Performs All EDA Tools in the Industry
Latest News
- CAST Expands Functional Safety IP Line with ASIL B Ready SENT/SAE J2716 Receiver Core
- SkyeChip Advances Custom Interface IP Engagement with Cerebras for Wafer-Scale AI Platforms
- SEALSQ and GlobalFoundries Partner to Accelerate Post-Quantum Cryptography and Quantum Computing Technologies
- Arteris Announces Collaboration with IC-Link by imec to Accelerate Next-Gen AI and HPC Silicon
- SambaNova Completes First Close of $1B Financing at $11B Valuation