Chips&Media delivers latest dual HD video IP core with VP8 hardware decoding capability
The newest member of the 9 series, CODA960 IP core is now available in the market.
Seoul, Korea. –November18, 2010 - Chips&Media, Inc., a leader in silicon video Intellectual Property (IP), today announces that it has begun shipping fully validated hardwired codec, CODA960, which achieves multi-standard dual-HD(1080p@60fps) video processing to its partners.
The CODA960 is specifically designed for high performance real-time video processor with enabling the most effective memory management and providing exceptional tolerance to system latency.
The core incorporates decoding capabilities to most video formats such as MPEG1/2/4, H.264, MVC, VC-1, WMV9, RealVideo, AVS, H.263, Sorenson, MJPEG and VP8 at full HD(1080p) resolution 60 frames per second(fps), and delivers multi-standards encode including H.264, MPEG-4, H.263 and MJPEG at full HD(1080p) 30 frames per second(fps).
During the ARM Connected Community Symposia in November 11, Chips&Media showed the Industry’s first FPGA demonstration for VP8 hardware decoding. The demonstration can also be found at the ARM Connected Community Symposia in Taiwan on November 18-19 and in China on November 22, 26.

Industry's 1st FPGA DEMO for hardware VP8 decoding
About Chips&Media
Chips&Media, Inc. is a leading video IP provider based in Seoul, Korea (Republic of). Chips&Media’s video codec technologies cover the full line-up of video standards such as MPEG-2, MPEG-4, H.263, H.264/AVC, VC-1, RealVideo and AVS from D1 to Full HD resolution. Its advanced ultra-low power multi-codec video IP has been chosen by more than 40 top-tiers based in US, Europe, Korea, Taiwan, China and Japan and has been proven in silicon reaching 40 millions of units. For more information, please visit Chips&Media Website : www.chipsnmedia.com .
Related Semiconductor IP
- DSP-Based 112G SerDes
- XTAL oscillator in TSMC-7nm
- GPU
- V-by-One Verification IP
- AI model compression IP
Related News
- Announcing superfast, HD Audio & Video through HDMI 2.0 Tx & Rx PHY & Controller IP Cores uncompressed data transfer in 28HPC+ and 12FFC!
- VeriSilicon Unveils VC9000D_LCEVC: A High-Efficiency LCEVC Video Decoder Supporting 8K Ultra HD
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- DI3CM-HCI, A High-Performance MIPI I3C Host Controller IP Core for Next-Generation Embedded Designs
Latest News
- Arteris Deployed by Speedata for Data Center Compute
- Siemens to acquire Defacto Technologies to complement its EDA portfolio with automated SoC design creation
- Mach42 Completes £7M Funding Round, Led by IP Group With Investment From BGF and Foresight Group
- ELECTRA IC Unveils Comprehensive IP Core Suite for Next-Generation Post-Quantum Cryptography
- CAST Enhances Serial Memory Controller IP with Encryption, Low-Power, and ASIL-Ready Options