Dolphin Integration announces the availability in September 2007 of Third Generation Schematic Link EDitor, named SLED
-- Since 1985 Dolphin Integration is a leading actor of the ever-changing design industry in Microelectronics. As the "Enabler of Mixed Signal Systems-on-Chip", they not only contribute in SMASH the most complete multi-lingual simulator, starring VHDL-AMS, but they also provide the crucial IP methods and Virtual Components for high-performance hierarchical design.
In order to further innovate toward such designers’ productivity improvements, they are launching SLED as hierarchical capture system of the third generation, which delivers the long-awaited dual capability for Graphic Entry and Scriptability at once.
Compared to current solutions, SLED is both framework independent and open to bridging with EDA tools: it maximizes interoperability at different levels of the design chains.
Benefiting from Dolphin’s long-lasting experience in Missing EDA Links solutions, SLED is the solution of choice for all design teams needing an integrated, open and extensible front-end capture and optimized for multi-level, multi-domain simulation with SMASH.
More information on http://www.dolphin-integration.com/medal/sled/sled_overview.php
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related News
- Cosmic Circuits Named as "Red Herring 100 Asia" Award Winner for 2007
- Faraday Monthly Sales Report -- September 2007
- TSMC September 2007 Sales Report
- ARM Holdings plc Reports Results for the Third Quarter and Nine Months Ended 30 September 2007
Latest News
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools
- Vayavya Labs and Tenstorrent Partner to Accelerate RISC-V Hardware and Software Development Through Virtual Platform Modeling
- RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B