Dillon Engineering Wins ASIC FFT/IFFT IP Contract
August 1, 2006 -- Dillon Engineering won the contract for and delivered a fully custom FFT/IFFT engine to Magellan System Japan. The IP was delivered ready for inclusion in their upcoming ASIC as well as for immediate prototype in a Xilinx Virtex-4 FPGA.
Dillon Engineering today anounced the award of a contract to supply custom FFT IP to Magellan Systems Japan for an ASIC application. DE was selected because of its excellant reputation in the FFT IP market as well as their ability to delivery a full custom FFT/IFFT solution within two weeks.
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related News
- Dillon Engineering Releases Second Generation FFT IP Core
- Further contract successes for new HyperSpeed and HyperLength FFT cores from RF Engines
- Sundance and Dillon Marry Fastest FFT with Fastest Virtex-5 LXT FPGA
- DE Releases UltraLong FFT IP Cores for Xilinx FPGAs
Latest News
- GF unveils roadmap to deliver the world’s most advanced FD-SOI platform for Physical AI
- GlobalFoundries marks Dresden expansion milestone, announces next-generation platform for Physical AI
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools