Dillon Engineering Releases Second Generation FFT IP Core
April 15, 2002 - Dillon Engineering today anounced the release of its FFT IP Core Version 2.0. The FFT IP Core is designed using ParaCore Architect TM which results in a core that can be tailored to meet the needs of any application. This IP Core is very well suited for any FPGA or ASIC device.
Some new features of the DE FFT IP Core V2.0 are:
- Integrated Hanning Window (user defined)
- Optional Magnitude Output
- Significant reductions is logic and memory usage
- Improved performance by up to 50%
- Increased accuracy with double width additions as part of complex multiplies
- Increased accuracy with true 1 + 0j and 0 + 1j twiddle factors
The FFT IP Core V2.0 is available for immediate delivery complete with test bench, support, HDL source, and targeted EDIF.
Current licensee's should contact DE IP Cores for upgrade details. Licensees on maintenance are entitled to the update at no charge.
Related Semiconductor IP
- Zigbee Transceiver PHY
- Data Flow Architecture IP
- AMBA SPI Controller MRAM Controller
- Ethernet MAC
- Protocol Bridges
Related News
- Sundance and Dillon Marry Fastest FFT with Fastest Virtex-5 LXT FPGA
- DE Releases UltraLong FFT IP Cores for Xilinx FPGAs
- IP Cores, Inc. ships new FFT4T Streaming Multi-Channel FFT Core
- TES offers CAN Flexible Data-Rate Controller IP Core for System-on-Chip (SoC) Designs