Digital Core Design announces the release of a new DoCD kit v2.0 evaluation board
- Digital Core Design, the Intellectual Property (IP) provider, today has announced the release of a new - DoCD kit v2.0 evaluation board.
The DoCD kit v2.0 is a modern evaluation board with DCD on-Chip Debugger system which allows quick and effective testing HDL projects based on DCD IP cores. The Evaluation board bases on Altera's Stratix II (EP2S16) FPGA device. An environment of FPGA chip make among other:
- SRAM ( 1M x 32b ),
- FLASH ( 4M x 32b )
- DDR SDRAM ( 4 x (64M x 8b)) memories,
- I2C interface with implemented RTC ( DS1629 ) and EEPROM ( 24FC515)
- SPI interface with implemented DataFlash ( AT45DBI61BM )
- Two PS/2 sockets,
- Compact Flash socket
- UART (1Mbps),
- 1-Wire interface
- Five clocks with PLLs (software application controlled)
- Voltage, current and temperature measuring.
The evaluation board has also capability to attach an external I/O module to expand digital interfaces with USB 2.0 High Speed, Ethernet 10/100/1000, VGA DAC, CAN and RS 485.
This development board connected with DCD on-chip Debugger system makes powerful tool which makes easy way to implement, testing and debugging DCD microcontrollers into real FPGA device and significantly reduces time of designing phase
For more information please see DCD web site.
About Digital Core Design
DCD is a private Intellectual Property (IP) Core provider and System-on-Chip (SoC) design house, an expert in IP cores architecture improvements. DCD sells its products and services directly and through its global distribution network. DCD offers VHDL and Verilog high performance and synthesizable IP cores for a speed optimized 8-, 16- and 32-bit processors, peripherals, serial interfaces, floating point arithmetic units and coprocessors. The functionality of IP solutions offered by DCD were up to date appreciated by over 200 licenses sold to over 150 customers worldwide, such as: INTEL, SIEMENS, PHILIPS, TOYOTA, MAXIM, RAYTHEON, OSRAM, GENERAL ELECTRIC, FARADAY, SAGEM, FLEXTRONICS and GOODRICH. DCD also became a member of first-class branch partner programs like: AMPP of ALTERA, AllianceCORE of XILINX, ispLeverCORE Connection of LATTICE and IP Catalyst of SYNOPSYS. For more information, please visit: www.dcd.pl.
Related Semiconductor IP
- CXS c/d/Lite Verification IP
- USB OTG 2.0 with xHCI Verification IP
- DDR5 RDIMM Verification IP
- FlexRay Verification IP
- UCIe 3.0 Verification IP
Related News
- DCD-SEMI Brings Full ASIL-D Functional Safety to Entire Automotive IP Cores Portfolio
- DCD-SEMI Unveils Ultra-Fast DAES IP Core for AES Encryption
- DI3CM-HCI, A High-Performance MIPI I3C Host Controller IP Core for Next-Generation Embedded Designs
- DCD-SEMI expands CryptOne with EdDSA Curve25519 IP core for secure embedded systems
Latest News
- ForwardEdge ASIC Announces UCIe 3.0 IP Solution to Accelerate Next-Generation Chiplet-Based ASIC Innovation
- Arm welcomes favorable jury verdict in Qualcomm litigation
- Marvell, Microsoft and Oracle Establish OCP Working Group to Standardize Data Center Hardware Security
- At GAITA, PUFsecurity Shows How PUFrt and PUF-Based HSMs Give Agentic and Physical AI a Verifiable Root of Trust
- QuickLogic Secures Six-Figure eFPGA IP Contract for Automotive Industrial SoC