Rambus DDR3 Interface Solution Selected by Panasonic
Architecture enables data rates up to 1.6Gbps
Los Altos, California, United States - January 7, 2009 - Rambus Inc. (Nasdaq: RMBS), one of the world's premier technology licensing companies specializing in high-speed memory architectures, today announced that Panasonic Corporation (NYSE: PC) has licensed Rambus' DDR3 memory controller interface solution for system LSI implementation in consumer electronics products. This fully-integrated macro cell architecture provides the physical layer (PHY) interface between the controller logic and DDR3 DRAM devices to achieve data rates up to 1.6Gbps.
"Rambus' high-performance memory interface solutions are valuable for our portfolio of world-class consumer products," said Satoru Fujikawa, Director of Strategic Semiconductor Development Center at Panasonic Corporation. "This DDR3 memory interface solution further extends our ability to offer innovative features and higher levels of performance to meet the needs of our customers worldwide."
To enable a reliable system environment for high-volume production and first-silicon success, the Rambus DDR3 memory architecture incorporates patented Rambus innovations such as FlexPhase⢠timing adjustment circuits for precise on-chip data alignment with the clock, calibrated output drivers, and on-die termination.
"Faster bus speeds and higher peak throughput are critical enablers of future application performance," said Sharon Holt, senior vice president of Licensing and Marketing at Rambus. "The Panasonic team is at the forefront of driving a new generation of digital products and our advanced DDR3 memory architecture achieves improved time-to-market, higher performance, and greater system reliability."
Rambus interface solutions provide a comprehensive architecture and system design, as well as design models and integration tools. Included in the solution are reference GDSII database, timing models, layout verification netlists, gate-level models, place-and-route outline, and placement guidelines. Package design and system board layout services are also available. For more information about the Rambus DDR3 memory controller interface please visit www.rambus.com/ddr.
About Rambus Inc.
Rambus is one of the world's premier technology licensing companies specializing in the invention and design of high-speed memory architectures. Since its founding in 1990, the Company's patented innovations, breakthrough technologies and renowned integration expertise have helped industry-leading chip and system companies bring superior products to market. Rambus' innovations and solutions enable unprecedented performance in computing, communications and consumer electronics applications. Rambus licenses both its world-class patent portfolio as well as a range of leadership and industry-standard memory solutions. Headquartered in Los Altos, California, Rambus has regional offices in North Carolina, India, Germany, Japan and Taiwan. Additional information is available at www.rambus.com.
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related News
- OPENEDGES Extends Partnership with InnoGrit Corp for 6nm LPDDR5/4X/4 Memory Controller IP
- Rambus Boosts AI Performance with 9.6 Gbps HBM3 Memory Controller IP
- Digital Blocks AMBA Multi-Channel DMA Controller IP Core Family Extends Leadership with releases for core DMA Engines in RISC-V® & ARM® Systems and Peripherals to Memory Applications
- Rambus Advances AI 2.0 with GDDR7 Memory Controller IP
Latest News
- intoPIX to Demonstrate JPEG XS, IPMX and SMPTE ST 2110 Solutions at NAB Show New York 2026
- GF unveils roadmap to deliver the world’s most advanced FD-SOI platform for Physical AI
- GlobalFoundries marks Dresden expansion milestone, announces next-generation platform for Physical AI
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure