Commentary: Models hold value, not IP
Mitch Dale, Calypto Design Systems Inc.
(01/26/2007 2:54 PM EST), EE Times
While the intrinsic value of intellectual property (IP) is rooted in its functionality, it is the model that holds all practical value. Likewise, it is the model that generates most of the expense. The cost to develop, verify, maintain and support IP models is equal to that of designing an application specific integrated circuit (ASIC).
The trouble with models is that they come in all shapes and sizes, and there is no one shape that fits all needs. For a given IP core, there may be a high-level reference model, a cycle or transaction accurate system-level model used for software development and system architectural analysis.
Chances are, there's a register transfer level (RTL) model for implementation and multiple gate-level netlists optimized for various technologies. Depending on customer requirements, the provider may also supply models in multiple design languages and with interfaces. Very quickly, the effort of revision control and quality assurance dwarfs the cost of IP innovation.
(01/26/2007 2:54 PM EST), EE Times
While the intrinsic value of intellectual property (IP) is rooted in its functionality, it is the model that holds all practical value. Likewise, it is the model that generates most of the expense. The cost to develop, verify, maintain and support IP models is equal to that of designing an application specific integrated circuit (ASIC).
The trouble with models is that they come in all shapes and sizes, and there is no one shape that fits all needs. For a given IP core, there may be a high-level reference model, a cycle or transaction accurate system-level model used for software development and system architectural analysis.
Chances are, there's a register transfer level (RTL) model for implementation and multiple gate-level netlists optimized for various technologies. Depending on customer requirements, the provider may also supply models in multiple design languages and with interfaces. Very quickly, the effort of revision control and quality assurance dwarfs the cost of IP innovation.
To read the full article, click here
Related Semiconductor IP
- 1.6T Ultra Ethernet Controller
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
Related News
- Commentary / Analysis: Real men have fabs, but maybe not Infineon, NXP, TI and ST.
- MOSAID Provides Update on Value-Enhancing Process and Urges Shareholders Not To Tender To Inadequate Wi-LAN Takeover Bid
- ON Semiconductor to Acquire AMIS Holdings in an All-Stock Transaction Valued at Approximately $915 Million
- New Silicon Value Announces New Business Model For Fabless Semiconductor Start-Ups
Latest News
- Imec unlocks fourfold UWB range extension using world-first narrowband receiver chip compliant with IEEE 802.15.4ab standard
- Alliance for Open Media Releases AV2 Codec, Advancing Next-Generation Open Video Coding
- VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology