Commentary: Models hold value, not IP
Mitch Dale, Calypto Design Systems Inc.
(01/26/2007 2:54 PM EST), EE Times
While the intrinsic value of intellectual property (IP) is rooted in its functionality, it is the model that holds all practical value. Likewise, it is the model that generates most of the expense. The cost to develop, verify, maintain and support IP models is equal to that of designing an application specific integrated circuit (ASIC).
The trouble with models is that they come in all shapes and sizes, and there is no one shape that fits all needs. For a given IP core, there may be a high-level reference model, a cycle or transaction accurate system-level model used for software development and system architectural analysis.
Chances are, there's a register transfer level (RTL) model for implementation and multiple gate-level netlists optimized for various technologies. Depending on customer requirements, the provider may also supply models in multiple design languages and with interfaces. Very quickly, the effort of revision control and quality assurance dwarfs the cost of IP innovation.
(01/26/2007 2:54 PM EST), EE Times
While the intrinsic value of intellectual property (IP) is rooted in its functionality, it is the model that holds all practical value. Likewise, it is the model that generates most of the expense. The cost to develop, verify, maintain and support IP models is equal to that of designing an application specific integrated circuit (ASIC).
The trouble with models is that they come in all shapes and sizes, and there is no one shape that fits all needs. For a given IP core, there may be a high-level reference model, a cycle or transaction accurate system-level model used for software development and system architectural analysis.
Chances are, there's a register transfer level (RTL) model for implementation and multiple gate-level netlists optimized for various technologies. Depending on customer requirements, the provider may also supply models in multiple design languages and with interfaces. Very quickly, the effort of revision control and quality assurance dwarfs the cost of IP innovation.
To read the full article, click here
Related Semiconductor IP
- DSP-Based 112G SerDes
- XTAL oscillator in TSMC-7nm
- GPU
- V-by-One Verification IP
- AI model compression IP
Related News
- Commentary / Analysis: Real men have fabs, but maybe not Infineon, NXP, TI and ST.
- MOSAID Provides Update on Value-Enhancing Process and Urges Shareholders Not To Tender To Inadequate Wi-LAN Takeover Bid
- ON Semiconductor to Acquire AMIS Holdings in an All-Stock Transaction Valued at Approximately $915 Million
- New Silicon Value Announces New Business Model For Fabless Semiconductor Start-Ups
Latest News
- Arteris Deployed by Speedata for Data Center Compute
- Siemens to acquire Defacto Technologies to complement its EDA portfolio with automated SoC design creation
- Mach42 Completes £7M Funding Round, Led by IP Group With Investment From BGF and Foresight Group
- ELECTRA IC Unveils Comprehensive IP Core Suite for Next-Generation Post-Quantum Cryptography
- CAST Enhances Serial Memory Controller IP with Encryption, Low-Power, and ASIL-Ready Options