Commentary / Analysis: Real men have fabs, but maybe not Infineon, NXP, TI and ST.
February 2, 2007 -- In the wake of the fab-lite strategies, possibly moving to fabless strategies, of NXP, Infineon, Texas Instruments and STMicroelectronics, the pros and cons of having a fab were listed during IFS2007 in London this week organised by analysts Future Horizons.
The first argument is the cost argment. Some say that, at $3bn, fabs are too expensive. But if you look at their cost in relation to the market size, their cost is the same.
A fab cost $40m in 1970 when the industry TAM was $2.4bn; they cost $330m in 1985 when the TAM was $21.5bn; they cost $3bn in 2005 when the TAM was $245bn. That’s a 14.1 per cent CAGR over 25 years fro both the market and the fab-cost. So there’s no change in cost.
“It’s just that you have to bet the company when you build a fab, and people have lost the stomach for betting the company”, said Future Horizons CEO, Malcolm Penn
The first argument is the cost argment. Some say that, at $3bn, fabs are too expensive. But if you look at their cost in relation to the market size, their cost is the same.
A fab cost $40m in 1970 when the industry TAM was $2.4bn; they cost $330m in 1985 when the TAM was $21.5bn; they cost $3bn in 2005 when the TAM was $245bn. That’s a 14.1 per cent CAGR over 25 years fro both the market and the fab-cost. So there’s no change in cost.
“It’s just that you have to bet the company when you build a fab, and people have lost the stomach for betting the company”, said Future Horizons CEO, Malcolm Penn
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- Analyst sours on Infineon, ST but touts ARM
- Real Countries Have Fabs
- Commentary: Why we don't have IP quality yet (by Larry Cooke, VSI)
- ASICs going but not gone, panel says
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers