Co-founder steps aside as president of 0-In
Co-founder steps aside as president of 0-In
By Richard Goering, EE Times
March 7, 2002 (4:30 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020307S0041
SAN JOSE, Calif. Verification provider 0-In Design Automation Inc. has named Emil Girczyc, who previously served as the company's executive vice president of products, as its new president and chief executive officer. Co-founder Curtis Widdoes, who formerly held those positions, will remain chairman of the board and will become the company's chief technology officer.
Girczyc's previous EDA experience includes stints as vice president of marketing at Cadabra Design Technology and as general manager and vice president of the design verification business unit at Synopsys Inc. "He was one of the core team responsible for architecting the strategy by which Synopsys came to dominate synthesis in the early 1990s," Widdoes said.
0-In was a pioneer in the area of assertion-based verification, which has become a vital part of today's IC verification environments. Widdoes, a longtime EDA veteran, said he will focus on developing and enhan cing 0-In's core technology.
Related Semiconductor IP
- 1.6T Ultra Ethernet Controller
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
Related News
- Founder steps aside as Cynergy CEO
- Nvidia Abandons Arm Deal, Segars Steps Aside for IPO
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development
- AMI Announces a Shift-Left Initiative to De-Risk SoC Development for Arm Total Design in Collaboration with Arm and Synopsys
Latest News
- Imec unlocks fourfold UWB range extension using world-first narrowband receiver chip compliant with IEEE 802.15.4ab standard
- Alliance for Open Media Releases AV2 Codec, Advancing Next-Generation Open Video Coding
- VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology