China forms its own chiplet standard amid isolation
By Peter Clarke, eeNews Analog (March 27, 2023)
The China Chiplet Industry Alliance has released the ‘Chiplet Interconnection Interface Standard’ known as ACC1.0, according to the Financial Association Press.
The standard defines a high-speed serial port and is focused on optimization based on the domestic packaging and substrate supply chain, with cost and commercial practicality as a key consideration, the report said. The standard was developed by the Cross Information Core Technology Research Institute working with the China Chiplet Industry Alliance, which includes domestic system, IP, and packaging manufacturers.
To read the full article, click here
Related Semiconductor IP
- UCIe IP Core
- GDDR6 Controller
- PCIe Gen 6 IP Core
- Protocol-Neutral Custom Fabric
- Configurable Cache Coherent Fabric IP
Related News
- Intel joins CHIPS Alliance to promote Advanced Interface Bus (AIB) as an open standard
- OpenFive Enhances Differentiated IP Portfolio with Die-to-Die Interface Controllers for HPC and Chiplet Markets
- OpenFive Launches Die-to-Die Interface Solution for Chiplet Ecosystem
- Blue Cheetah Bunch-of-Wires (BoW) Chiplet Interface Solution Targets Rapid Flexibility, Scalability, and Low Overhead
Latest News
- Comcores and AVANT Technology Partner to Expand Ethernet IP Opportunities in China and Taiwan
- GUC Monthly Sales Report – August 2026
- UMC Reports Sales for August 2026
- proteanTecs and MegaChips Collaborate to Bring Health and Performance Management Solutions to Next-Generation LSI Designs
- FortifyIQ Announces CAVP‑Validated ML‑DSA Verification Library for Post‑Quantum Secure Boot