China forms its own chiplet standard amid isolation
By Peter Clarke, eeNews Analog (March 27, 2023)
The China Chiplet Industry Alliance has released the ‘Chiplet Interconnection Interface Standard’ known as ACC1.0, according to the Financial Association Press.
The standard defines a high-speed serial port and is focused on optimization based on the domestic packaging and substrate supply chain, with cost and commercial practicality as a key consideration, the report said. The standard was developed by the Cross Information Core Technology Research Institute working with the China Chiplet Industry Alliance, which includes domestic system, IP, and packaging manufacturers.
To read the full article, click here
Related Semiconductor IP
- 300µA Voltage Buffer - X-FAB XT018
- 6mA Voltage Buffer - X-FAB XT018
- 57 – 67 GHz 1:2 Balun
- Multi-format, multi-stream hardware Decoder for AV2
- 32 Gbps NRZ Micro-Ring Modulator Driver
Related News
- Intel joins CHIPS Alliance to promote Advanced Interface Bus (AIB) as an open standard
- OpenFive Enhances Differentiated IP Portfolio with Die-to-Die Interface Controllers for HPC and Chiplet Markets
- OpenFive Launches Die-to-Die Interface Solution for Chiplet Ecosystem
- Blue Cheetah Bunch-of-Wires (BoW) Chiplet Interface Solution Targets Rapid Flexibility, Scalability, and Low Overhead
Latest News
- CEA-Leti Scales Ferroelectric RAM to 22nm Node, Unlocking Denser, More Efficient Memory for Edge AI
- ASML, TSMC and imec bring industry-ready 2D-material transistors closer with breakthrough 300mm integration
- Analogue Insight Opens Early Customer Engagement for Low-Power 1–32 Gbps NRZ Transmitter and Receiver IP in GlobalFoundries 45SPCLO for Integrated Co-Packaged Optics
- Inova Semiconductors and StarIC Announce Initial Silicon Validation, Accelerating APXpress Ecosystem for Physical AI
- SignOff Semiconductors Achieves ISO 9001:2015 Certification for Semiconductor Chip Design and Embedded Solutions