Chipidea has taped-out several IPs for Tower Semiconductor
April 29, 2003 - In January 2003, Tower and Chipidea signed a license and design agreement for design and licensing of various IP Blocks of Chipidea to Tower and Tower customers. Very recently, Chipidea has finished several designs for Tower Semiconductor. They are CI1068Taa-- 500MHz programmable clock-multiplying PLL; CI1116Taa-- 250MHz programmable clock-multiplying PLL; CIo214Tab--USB2.0 Transceiver Macrocell.
Detail information can be found in www.chipidea.com
Related Semiconductor IP
- RISC-V Display Connectivity Subsystem (DCS)
- AES-GCM - Authenticated Encryption and Decryption
- AES-GCM Authenticated Encryption and Decryption
- AES-GCM - Authenticated Encryption and Decryption
- Verification IP for C-PHY
Related News
- Chipidea has been ranked as the leading analog and mixed signal solutions provider
- Key ASIC Has Selected Mixel to Develop and License Advanced Mixed Signal IPs for Silterra Foundry
- Japanese Ministry of Economy, Trade and Industry has Approved Grants to TowerJazz for its Cap-Ex Investment Plan
- Cadence Announces STMicroelectronics has Taped Out 20-Nanometer Test Chip Using Cadence Tools
Latest News
- SiFive and HighTec EDV-Systeme: Together strengthening the RISC-V Ecosystem for Safe and Secure Automotive and Industrial Applications
- Quantum Motion Raises $160 Million Series C to Deliver Quantum Computing’s “Transistor Moment”
- Renesas Completes Acquisition of Irida Labs to Expand Vision AI Software Capabilities and Accelerates System-Level Vision Solutions
- Semidynamics and SiPearl Announce Strategic Cooperation to Develop EU-Sovereign Rack-Scale AI Compute Platform
- Arm delivers record-breaking quarter and full-year results