Chip Heads Gauge Silicon Roadmap
AMD, ARM, Intel review Moore's law and more
Rick Merritt, EETimes
2/1/2018 04:01 PM EST
SANTA CLARA, Calif. — Whether Moore’s law is dead or alive, the semiconductor roadmap leads to both big challenges and opportunities, according to a panel of technologists from AMD, ARM, and Intel at the DesignCon event here.
Speakers were split over whether the number of transistors on a chip is continuing to double every two years as Intel co-founder Gordon Moore observed in 1965. “There’s at least a slowing of node transitions,” said Rob Aitken, a fellow and director of technology at ARM, noting both a three-year span between 16-nm and 10-nm production and the power advantages of “Denard scaling stopped at 90 nm for the kinds of circuits we deal with.”
Intel’s research provides a “five-year process horizon so our internal roadmap is to 5 nm, and we don’t see [Moore’s law] ending in that time,” said Rory McInerney, vice president of Intel’s platform engineering group and director of its server development group.
To read the full article, click here
Related Semiconductor IP
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
Related News
- EnSilica: Ongoing Investment in Space Industry Fuelling Silicon Chip Demand
- GlobalFoundries and Silicon Labs Expand Partnership to Accelerate Wireless Connectivity Solutions and Strengthen U.S. Chip Manufacturing
- Silicon Creations and Chip Interfaces Announce Successful Interoperability for JESD204B/C, Interlaken, and CPRI
- Moores Lab AI Announces CoverageAgent™; To Unveil Roadmap for Agentic Silicon Engineering Product Ecosystem at DAC 2026
Latest News
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools
- Vayavya Labs and Tenstorrent Partner to Accelerate RISC-V Hardware and Software Development Through Virtual Platform Modeling
- RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B